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Abstract 
The task of simultaneous power systems measurements at locations which can be hundreds of 
kilometres apart carries the problem of precise synchronisation. To introduce this topic, this the-
sis begins with an overview of time, time stamping and synchronised data acquisition, and reviews 
its application to power quality monitoring. It then discusses the requirements for such systems 
and how different application scenarios shift the emphasis between aspects of the requirements. 
The complexity of a power distribution monitoring system is most dependent on the number of 
channels and sites which must be analysed, and the required time stamping accuracy. For some 
applications, samples need to be time stamped with an accuracy of IllS. A requirements specifi-
cation template is presented which aids, for example, in purchase decisions to establish needed 
features. 
A specific example of such a system, CHART ill, has been developed at the University of Canter-
bury (Christchurch, New Zealand), which uses a hardware time base and sample dock generation, 
hardware time stamping, and GPS synchronisation to achieve a time stamping accuracy of 0.511S. 
The design of the time base of this system is published in this thesis and described in detail. 
The CHARTIll system was used to gain practical experience and to establish its usability and oper-
ationallimitations, and provided input for the theoretical considerations of an ideal system. Syn-
chronised distributed data acquiSition using two and three CHARTIll instrument was performed 
on two live power systems, collecting data in the frequency and time domains. A number of en-
hancements were made as a result, particularly to the control and analysis software in the areas 
of extending the handUng of the GPS receiver and provision of additional system status and error 
information. Because the emphasis of the work is on the instrumentaton, no further analYSis of 
the collected data is presented in this thesis. 
The CHARTIll system was connected to the internet to investigate issues of remote configuration 
and the consolidation of sample analysis at a single powerful computer. Limits for time domain 
measurements, which have a higher data rate than the system can handle continuously, were 
established as being a minimum of 10 seconds. 
In a data acquisition system, the quantisation error introduced by the ADC sets a lower limit for the 
noise. The effects of this quantisation noise on the recovery of harmonic magnitudes and phases 
were examined. Simulations were performed to model the influence of ADC width, fast Fourier 
transform length, harmonic amplitude and harmonic order. Both magnitude and phase errors 
are independent of harmonic order, decrease with the number of ADC quantisation levels, and 
decrease with the square root of the transform length. The magnitude error is independent of the 
harmonic amplitude for a sufficiently large amplitude to noise ratio. The phase error is inversely 
proportional to the amplitude. The accuracy of a harmonic analyser can therefore be increased by 
increasing the ADC 'width or the transform length. For accuracies likely to be required by typical 
power quality applications, these simulations indicate that a 12 bit ADC gives sufficiently accurate 
results. 
Finally, the effect of current trends in microprocessor technology is discussed. Power quality 
monitoring systems can now be built much more simply and cheaply then when CHARTIll was 
designed. The most important improvement is that a single standard CPU can now handle the 
data from a number of channels, eliminating the need for specialised digital signal processors 
and the associated cost of producing software for a second architecture. Processor performance 
seems to be set to increase steadily, promising future improvements in time stamping accuracy, 
the number of channels which can be handled by one processor, and the availability of more 
complex analysis functions. 
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In connection with PCB layout this unit is often used as meaning 0.001 in. 
Million Instructions Per Second. Also a microprocessor family. 
Modular Interface eXtension [82,84,891. An Intel standard used for interfacing up to 
three hardware extension cards to a host processor. In this case, the host processor 
is located on the ..... MIX BE. 
MIX Baseboard [88, 911. A Multibus II card that is fitted wHh a MIX bus ..... MIX for 
interfacing extension cards. 
Modified Julian Date. See ..... Julian Date. 
GLOSSARY 
Motorola 
MSB 
MTBF 
MultibuslI 
NMEA 
NTP 
OME2 
Opteron 
OS,O/S 
OSS 
xxvii 
Manufacturer of semiconductors (among other things) in the USA. http://www . 
motorola.coml 
Most Significant Bit. 
Mean Time Between Failure. A value expressing reliability. 
A standard [69,70,80,81,83,85-87] for a manufacturer-independent bus system. 
Up to 20 cards can be connected to a common back plane. This system is mainly 
supported by InteL 
National Marine Electronics Association. GPS receivers generally use this standard 
for messages [171]. http://www . nmea. org/ 
Network Time Protocol. Commonly used internet protocol which keeps the clocks 
of computers in sync. Compensates for unpredictable delay times. Standardised by 
RFC2030 [157]. http://www . eecis . udel. edul ~mills/ntp. htmll 
On-board Module Extension. A standard from Siemens and Concurrent Technolo-
gies [201] for an I/O bus interfacing user-hardware to Multibus IT systems. Modules 
are connected to a baseboard via a backplane on P2. 
A 64 bit version of the x86 architecture from -> AMD. With multi-processor capabil-
ities, comparatively low price. 
Operating System. Software which makes a computer boot, and handles basic I/O 
like keyboard input or disk file access. 
Open Source Software. Software for which full source code is supplied. Beyond 
this, definitions vary and the tenn does not necessarily make a statement about the 
degree to which the licence permits redistribution, modifications, sale or use. 
OversampUng Sampling at a higher rate than required by Shannon's theorem. Usually given as a 
multiple. 
P2 
PARIO 
PC 
PC/I04 
PCB 
PeI 
Pentium 
PES 
PLCC 
PLD 
The second of a 96-pin DIN connector which fonns the -> Multibus II. The signals on 
this bus are user-definable and they are used for the -> TSB. 
Parallel I/O. An interface to the user on the DSM front panel, providing a number of 
digital I/O lines. 
Personal Computer. Originally the one from IBM, now probably means a computer 
with an Intel CPU (which mayor may not be running a Microsoft operating system). 
A bus system for embedded devices, using fixed-size PCBs (90 x 96 mm2) stacked on 
top of each other. Electrically identical to the PC's ISA bus, PC/I04-Plus additionally 
provides a PeI bus. http://www . pcl04. orgl 
Printed Circuit Board. Flat piece of, often green, material connecting all the attached 
electronic components together. 
Peripheral Component Interconnect. The bus system for expansion cards used in 
PCs. Bus speeds of 33 MHz and 66 MHz and widths of 32 bit and 64 bit are available. 
For embedded system', there is a 32 bit version with small connector, but identical 
electrical characteristic (CompactPCD. http://www.pcisig.com/and http : 
//www.picmg.org/compactpci.stm 
Current versions of the x86 processor family from InteL 
Power Engineering Society. A branch of the -> IEEE. 
Plastic Leaded Chip Carrier. A common case for surface-mounted microchips where 
the pins have a Hike shape. 
Programmable Logic Device. A device for implementing logical product tenns in 
hardware. It contains an AND array followed by an OR array; the AND array is 
programmable. 
xxviii 
PLL 
PMU 
PowerPC 
PPC 
PPP 
PPU 
PROM 
PWM 
PXI 
Python 
QoS 
RDCM 
RFC 
RISC 
RMS 
ROM 
RS-232C 
RS-422 
RTC 
RTOS 
S&H 
SA 
SAR 
SBC 
SCADA 
SCSI 
GLOSSARY 
Phase Locked Loop. A circuit which synchronises two frequencies by comparing 
their phase angles. 
Phasor Measurement Unit 
A processor family from IBM and Motorola (--+ Gl) with a --+ RISC architecture, which 
is commonly used in embedded devices and desktop PCs from Apple. 
Point to Point Protocol. Running the internet protocol between two interfaces over 
a range of different media, including RS-232C. 
Parallel Processing Unit [147,154). Main computer system of CHART. 
Programmable Read Only Memory. A ROM which can be programmed once by burn-
ing away little connecting bridges on the chip. 
Pulse Width Modulation. Often used as a simple method of digital-to-analog con-
version. 
PeI eXtensions for Instrumentation. Extends the PeI bus, used by PCs, to allow for 
the needs of instrumentation systems. 
A programming language for high-level scripting and rapid proto typing. http: 
//www.python.org/ 
Quality of Service. Delivery of certain network packets within a defined time-frame. 
Used for e.g. internet telephony or audiO/video streaming. 
Remote Data Capturing Module [30,223). A waterproof box with integrated power 
supply and battery backup containing a --+ DCM. 
Request For Comment. The standards which describe how the internet and its 
services function are published like this. Any search engine will find them when 
searching for "RFC" and the number. 
Reduced Instruction Set Computer. A microprocessor with a simple instruction set. 
The simplified architecture reduces design and programming complexity and power 
consumption, and allows a high execution speed. 
Root Mean Square. 
Read Only Memory. 
The standard serial interface used e.g. by the IBM pc. 
A standard for a serial interface using differential data lines for high noise-
immunity; the polarity between the two lines is reversed to represent the two binary 
digits. 
Real Time Clock. A clock usually used as a time source. 
Real-Time Operating System. An operating system which guarantees a specified 
maximum execution time for its functions. 
Sample and Hold. A circuit used with --+ADCs which freezes the level of an analog 
signal for the duration of the digital conversion. 
Selective Availability. The accuracy of the --+GPS can be deliberately reduced by some 
orders of magnitude. 
Successive Approximation Register. A type of --+ ADe. 
Single-Board Computer. A (usually relatively small) circuit board which contains 
everything needed for a stand-alone computer. 
Supervisory Control And Data Acquisition 
Small Computer System Interface. A parallel interface connecting peripheral devices 
to computer systems. Commonly used for hard disks, tape drives, etc. Standard-
ised in ANSI X3.131-1986 (SCSI-I), and ANSI X3.131-198x, ISOjIEC 10288 (SCSI-2 
proposal). 
GLOSSARY 
Semaphore 
SGML 
Siemens 
Sigma-delta 
SLIP 
SRM 
SSH 
Stability 
TAl 
TAXI 
TCP/IP 
TCXO 
THO 
TI 
TPNZ 
TSB 
TTL 
UPS 
USB 
UT 
UTC 
VCO 
VDE 
VDI 
xxix 
A flag used to control access to a shared resource. 
Standard Generalized Markup Language. http://www . w3. org/MarkUp/ 
SGML/ 
German manufacturer for a wide variety of electronic components, appliances, and 
industrial systems. http://www.siemens.com/ 
Also delta-sigma. A type of ~ADC 
Serial Line Internet Protocol. Running the internet protocol over serial lines, as 
opposed to over e.g. Ethernet. Now replaced by ... PPP. 
Sample Rate Multiplier. Part of the ... DSM which generates a sampling dock for the 
... RDCMS that is a multiple of the reference clock. The reference clock for harmonic 
analysis of power systems is their fundamental frequency. 
Secure Shell. A protocol or service for remote 10gins, which is encrypted and has 
further powerful features [207]. 
(frequency stability) Change of frequency within a certain time interval [46]. 
Temps Atomique International, International Atomic Time. This time scale is main-
tained by participating atomic clocks around the world .... UTe 
Brand name for a chip set from ~ AMD that converts an 8-bit parallel micropro-
cessor interface into a serial interface and back [4,48,162,197]. Handles error 
detection/correction and control instructions. In CHART used for the fibre-optic 
interfaces between -RDCMS and -DAPMS. 
Transmission Control Protocol/Internet Protocol. An internet communication pro-
tocol, possibly the most commonly used. 
Temperature Compensated crystal Oscillator. 
Total Harmonic Distortion. Square root of the sum of the squares of the harmonic 
magnitudes as ratio to the fundamental magnitude. 11 x ~L.~=2 An 
Texas Instruments. Manufacturer of semiconductors in the USA. http://www . 
ti.com/ 
Trans Power New Zealand Ltd. Power distribution company in New Zealand and 
sponsor of CHART. 
Time Stamping Bus. A parallel bus used in -CHART to carry high-resolution time 
information from the - DSM to the - DAPMS. It uses the user-definable ... P2 bus of 
the Multibus II. 
Transistor Transistor Logic. 
Uninterrupted Power Supply. Unit which contains a battery and an inverter, to 
supply power when the mains supply has failed. 
Universal Serial Bus. Commonly used for data transfer between portable storage 
devices. http://www . usb. org/ 
Temps Universel, Universal Time. One of the many time scales in use. Related to 
UTC. See page 8. 
Temps Universel Coordonne, Universal Coordinated Time. The time scale used in 
everyday life. It is based on un and - T AI. See page 8. 
Voltage Controlled Oscillator. An oscillator with a frequency that can be trimmed 
around a centre frequency by a control voltage. 
VDE Verb and der Elektrotechnik Elektronik Informationstechnik e.V. (society for 
electro-technology, electronics, information technology). Governing body for elec-
trical safety standards in Germany. http://www.vde.de/ 
Verein der Ingenieure. The German society of engineers. http://www.vdi.de/ 
xxx 
Virtual 
memory 
VLIW 
VME 
VT 
VXI 
WAN 
Xeon 
XILINX 
XML 
GLOSSARY 
The technique of using hard disk space when main memory (RAM) runs out. Mem-
ory which was least recently used is "swapped out" to disk. then used by another 
program. It causes an overall performance loss but has a number of advantages. 
Very Long Instruction Word. A technique of combining multiple instructions into 
one to increase throughput on parallelising microprocessors. 
VMEhus [65] (VERSAmodule Eurocard wasn't accepted as name). A bus or backplane 
system. 
Voltage Transfonner. 
VME bus Extensions for Instrumentation [66]. 
Wide Area Network. The network beyond the building or organisation. 
Intel's 64 bit version of the x86 architecture. Multi-processor capabilities. 
A company which manufactures ....... FPGAs. These are used by CHART. http: II 
www.xilinx.com/ 
Extensible Markup Language. http://www . w3 . org/XML/, http://www . 
xml.coml 
chapter 1 
Introduction 
1.1 Introduction 
Monitoring of power quality is a significant requirement for power supply companies. One of the 
main factors affecting power quality is harmonic distortion. To maximise power transfer over 
distribution lines and minimise interference in communications, it is necessary to keep harmonic 
distortion and other disturbances to a minimum. To this end, legislation has been passed in some 
countries to limit the harmonics that customers are permitted to introduce into the distribution 
system. In order to limit harmonic disturbances, supply companies and their major customers 
need information about the voltage and current waveforms. 
Excessive harmonics cause three primary problems in power networks: 
• They result in an imaginary part to the power signal. This means that a proportion of the 
line carrying capacity is not available for carrying real power, which customers pay for. 
• Therefore, equipment has to be built to higher specifications to carry the imaginary part of 
the power as well as sufficient real power. 
• The imaginary power (current) causes line losses, which customers also do not pay for. 
Within New Zealand, of significant harmonic problems include the influence of the Co-
ma1co NZ Ltd aluminium smelter at Tiwai Point, Southland, which draws a very large, mostly 
non-linear load. That load consumes a high percentage of the total generator capacity in 
that area of the country. Another example occurred in recent years when one of the universities 
introduced "energy-saving" fluorescent light bulbs, which had such a high level of harmonic dis-
tortion that the power supply for the whole town was affected. On a smaller scale, commercial 
buildings v.ith several hundred or more PCs also have issues with harmonic distortions because 
the pes' switch-mode power supplies draw most of their current around the of the sine 
wave, thus flattening the tops of the curves. 
This thesis examines aspects of data acquisition for power systems, covering a range of applica-
tons from power quality monitoring to distributed comparative measurements. The focus is on 
instrumentation requirements. 
1.2 Data Acquisition Systems Overview 
Power distribution measurements are collected by an analog-to-digital data acquisition system. 
Such data acquisition systems are used in a wide range of applications. In general, they collect 
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analog data and store it for future analysis. Additionally, some systems may partially analyse the 
data before storing it. Systems can be classified by the number of data input channels available, 
together with the effective bandwidth and dynamic range of each channel. For a digital device, 
classification can be made by the data rate and resolution the input signal is quantised with. 
Data acquisition systems are available commercially in a very wide range of configurations and 
are often optimised for a particular type of data. For example, a data logger for weather informa-
tion may emphasise robustness and operation at extremes of temperature and humidity. Physical 
sturdiness, for example against animals1 , is a prime consideration. Such a device may, for exam-
ple, collect values every 15 minutes, with a low requirement for timing accuracy (a difference of 
seconds, or even minutes, in the interval between samples is irrelevant). At the other end of the 
data acquisition system spectrum, large experiments in particle physics require well-synchronised 
short-term collection of huge amounts of data [13,17,195]. 
To monitor a 3-phase power distribution system, 6 analog input channels are required in order 
to measure voltages and currents of each phase. To monitor permanently, the system must be 
able to measure signals in real time and continuously without a break in the observed data. Suffi-
cient processing power is necessary to repeatedly compute the Fourier transforms for a harmonic 
analysis, and to perform other numerical operations. 
Therefore, in order to be suitable for power quality monitoring, a commercial data acquisition 
system requires: 
1. At least 3 analog input channels. Each channel probably requires a separate ADC; multi-
plexing introduces too large an error in the sample timing unless the time required for all 
sequential samples is very much less than the sampling interval. 
2. A maximum sampling frequency of at least 50kHz (50th harmonic @ 50Hz with 8x over-
sampling ~ 50 kHz) 
3. Continuous operation mode, or the ability to transfer data to a permanent storage device at 
a fast enough rate. 
4. Time stamping of data, e.g. using an integrated GPS unit. The time stamping accuracy re-
quired limits the number of suitable commercially-available systems. 
Data processing options programmed into the system, including FFT, are also very useful. Com-
puting requirements can be reduced if the Fourier transforms are computed over full periods of 
the fundamental, which can be achieved by the sampling frequency being a multiple of the mains 
period. 
1.3 The Requirement for Precise Synchronisation 
Synchronisation and time stamping of samples is required whenever samples need to be taken at 
the same time at different locations. Synchronisation ensures that samples are taken at the same 
time; time stamping identifies the time at which each sample was taken, so the analysis software 
can compare them. For example, two very useful calculations for a power distribution network 
are the harmonic power flow and the harmonic state estimation (HSE). The harmonic power flow 
causes losses and takes up line capacity without supplying power to the consumer. A harmonic 
state estimation is a calculation of the harmonic content at each point in the distribution system, 
and is useful for tracing the origin of harmonic disturbances. Both of these calculations require 
analysis at different locations of a power distribution network simultaneously. 
The synchronisation accuracy that must be achieved depends on the application, and can be in 
the order of 1 jlS. For example, to be able to evaluate harmonic flows, the phase angles of all the 
IThe kea, a large New Zealand native mountain parrot (Nestor no tabilis) , has a well-deserved reputation for re-
configuring human-made hardware with its strong beak. (Page v has a photo.) 
1.4. LITFRATURI::OVERVIEW 3 
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~---
harmonic orders under investigation need to be compared between different sites. In general, the 
accuracy of this phase angle comparison should be in the order of a few degrees to a few tens of 
degrees to provide meaningful results. As a reference point, I" of the 50th harmonic of 50/60 Hz 
correlates approximately to 1 ~lS. 
1.4 Literature Overview 
The literature relevant to this thesis falls into a number of broad categories: 
1. Time 
Methods of time and their accuracy and stability are examined in section 2.1. This 
is the basis of any reference to points in time. 
2. Time transfer 
Coordinating or comparing events in different locations is based on having the same time in 
each location. Time needs to be transferred from one place to another (section 2.2). 
3. Synchronised data acquisition 
Collecting data simultaneously in different locations gives valuable information about phe-
nomena if the data is collected at the same time, as discussed in section 2.3. 
4. Power systems monitoring and quality 
The nature of power quality, and power quality applications for which synchronised data 
needs to be collected, are considered in chapter 3. 
5. Accuracy requirements 
Different applications have different accuracy requirements, particularly for state estimation 
and therefore time stamping. These are summarised in section 3.5. 
6. Digital processing and data acquisition 
The process of converting analog values into digital form introduces errors, which can be 
reduced by overall design of the system and digital filtering, as discussed in section 10.2. 
7. Microprocessor technology evolution 
The evolution of more powerful microprocessors is having a major ongoing effect on data 
acquisition system design. Trends, features and examples of current equipment are reviewed 
in 11. 
1. 5 Thesis Overview 
Researchers at the University of Canterbury first identified the commercial potential of a system 
that such synchronised distributed power quality data acquisition in the late 1980s. An 
evaluation of commercial data acquisition systems found that none of them fully met all 
requirements. Most systems used multiplexed chamlels, which result in a lag between channels 
and a corresponding phase difference. Most of these systems could not handle the high data rate 
permanently, and only took a burst of samples and then analysed it, which does not fulfil the 
continuity requirement. No systems were able to time stamp samples with an accuracy in the 
microsecond range. 
With the support of the national power distribution company (Electricorp New Zealand, later Trans· 
power New Zealand), a research project was undertaken to develop a data acquisition system which 
integrates all the requirements for power systems harmonic mOnitoring. Its use was not restricted 
to this application only, it was designed to be a general purpose system with some added special 
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functions which made it particularly suited to power quality measurement. This thesis is con-
cerned l<\7ith the third generation implementation of this system, named CHARTIIL By this time it 
had progressed to the stage of limited commercial use. 
The work described in this thesis can be divided into five parts. First, the next two provide 
a review of the relevant literature. Because of the importance of data synchronisation to this work, 
this review with a brief history of time keeping, time transfer and existing synchronised 
data acquisition systems in chapter 2. Then aspects of power quality monitoring are considered 
in chapter 3. 
This review of the literaurre is followed by a thorough discussion of the requirements for power 
quality monitoring systems. These requirements are presented in two parts: first, a discussion of 
the theory and its consequences (chapter 4), and secondly, a detailed ordered checklist 
of the (chapter The checklist effectively shows the complexity of such a system, 
and is designed to form a specification template for anyone who needs to design a system. 
The next part of the thesis describes CIIARTIII, a specific example of such a power quality mon' 
itoring system. CHARTIII is briefly described in chapter 6 to give background information. The 
author was particularly involved in the design of sample synchronisation aspects of CHARI' Ill. The 
time base is the key part in this synchronisation, and is described in detail in chapter 7. Field 
tests were undertaken to test synchronised data acquisition with this equipment, which are de-
scribed in chapter 9. VI'1:tile the system successfully collected synchronised data, a number of 
shortcomings were identified, as can be expected with the first tests of a particular application for 
a prototype system. 9 ends with a description of how the most important of these issues 
were addressed. 
These field tests were tmdertaken to gain experience with such a complex data acquisition system, 
and to investigate the issues involved in its deployment. As a result, a number of improvements 
were made to the time base, which are described in chapter 8. Furthermore, the was 
valuable for establishing the requirements such a system must meet for various applications, and 
is reflected in the requirements that are given in chapters 4 and 5. Because the emphasis of the 
field tests was on the instrnmentation itself, no further analysis of the collected data is presented. 
The fourth part of the thesis deals with a theoretical investigation of the errors inherent in a 
like CHART lIT and the effect of varying the ADC width, harmonic order, harmonic amplitude and 
sampling rate. These simulations are presented in chapter 10. 
Substantial improvements in general computing systems in recent years have had a major 
on the possible of data acquisition systems, and aspects of the technology used in CHART III 
are now outdated. the final part of the thesis, chapter 11, describes in detail options 
for a redeSign of the system to current technological standards. 
chapter 
Time and Synchronised Data 
Acquisition 
2 
Synchronous distributed measurements require accurate time stamping, which in turn requires ac-
curate time. Therefore a brief history of time keeping is presented below, followed by a discussion 
of how this can be disseminated between data collection stations in a measurement system. 
The is concluded by a reView of a number of implementations that perform synchronised 
data acquisition, and issues associated with it. 
2.1 Time Keeping and Time Scales 
A physical reference to the entity of time can not be kept. So far, the standard of time has always 
been derived from a periodic event. A clock is built from periodic occurrences like the rotation 
of the earth, the swing of a pendulum, or the frequency of isotopic radiation, plus a counting 
mechanism. Counting periodic events does not by itself provide a framework for keeping time. In 
addition to counting, a method or system of making use of the counts is needed. This system is 
provided by a calendar, or time scale. 
The "Western" or Christian calendar is based on years, months, and days and uses the earth 
rotation as basic measure for years and days. It starts with the year 1, prior events are determined 
by extrapolation. There is a good eA']Jlanation of the Gregorian and Julian calendars, their history, 
adoption, and how the festive days are calculated in the Calendar FAQ [220j. 
Many other calendars are in use today or have been used in the past. For example, the Chinese 
calendar is a combination of solar and lunar period events and goes back to at least the 14th cen-
tury Be. It is still used today for determining festive dates, but has been replaced by the Gregorian 
calendar otherwise [220]. 
The astronomical intervals on which calendars are usually based (earth rotation, moon orbit and 
earth orbit) do not divide evenly into each other. More or less complicated periods are needed to 
synchronisation to the astronomical reference, and are found in calendars as leap months 
or leap years. For example, the Thai lunar calendar adds a leap month approximately every three 
years, and the Persian Jalaali calendar presently adds a leap day to certain years within a 33 year 
fI8]. 
The day was undivided in Rome before the appearance of public clocks (ca. 250-150 BC). The 
division of the daytime and the night into twelve hours each originated in Babylonia, but is certain 
only since Alexander the Great (356-323 BC). Light and night time were independently diVided, 
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and the length of these temporal hours changed with the season. Equal hours were known, but 
only used in the context of science and astronomy [225]. 
Sundials were in use since the 3rd millennium BC, probably originally only for calen-
dars (e.g. the solstices). The divisions of the day were added later. Earlier models produced only 
relatively inaccurate lime of day readings. Hanging models for travellers could be adjusted for 
different latitudes 1 . 
For many the only way to measure the passage of time independently of weather and 
daylight were clepsydras, in which water drips out of a container through a small hole. These 
water clocks provided a more abstract measure of time (e.g. "a jug of time" in court), and their use 
for quantifiable observations goes back to the 3rd century Be. An elaborate mechanical HU<'-U.liH_< 
based on water power and telling the time in three different scales visibly and audibly was built in 
China in 1088 
Precise date, location, and circumstances of the invention of the mechanical wheel clock are un-
knO'Wll. The oldest records in Europe date to around 1300. The critical new development was the 
use of an escapement for regulating the speed of the oscillation. Whereas the appearance of the es-
capement was not reflected in the language (the word for the mechanism remained "horologium"), 
the addition of an hourly bell-ringing mechanism around 1340 in Europe created a technical sensa-
tion and resulted in the use of the word "clock,,2. The first designs with escapement used a verge 
and foliot (balance beam). Accuracy was much improved 'With the pendulum clock, patented by 
Christiaan in 1656. Later modifications included improvements to the escapement, and 
the addition of metal springs. 
Mechanical and portable clocks could be made with an accuracy of a few seconds a month, 
making the seasonal variations of the length of the local solar day obvious to everyone. Public 
clocks were adjusted to the mean solar day instead, and public sundials removed (e.g. Berlin 1811). 
Railway traffic and telegraphy created a new urgency for common time references on a national 
and international level. l-\round 1900 the division of the world into 24 time zones and national 
dissemination of a common reference time were adopted [225]. 
Historic astronomical records [36, 130,208] from Europe, China and the Arab world have been 
used to investigate the precision of the earth's rotation, and it was found that there is a 'rWH,_'ear'no 
change in the of the mean solar day, as well as other periodic components which exert an 
acceleration on the rate of rotation. Earth rotation is therefore not the best reference. 
The most constant periodic event in nature found so far is the radiation emitted from certain 
isotopes when excited. Caesium, rubidium, and hydrogen are used in practice. The second as base 
unit of time became an international standard in 1889, and was redefined in 1967 to be 
The second is the duration of 9192 631 770 periods of the radiation corre-
sponding to the transition between the 1:\'\'0 hyperfine levels of the ground 
state of the 133CS atom. 
in the Systeme International d'Unites (international system of units, SI). 
Transitions between energy levels of the aforementioned atoms cause the emission of photons 
with a closely defined frequency. The "hyperfine" transition is an interaction between the magneti.c 
dipoles of the electrons with the nucleus which occurs when the electron's magnetic Nand S poles 
are induced to flip over [46]. 
The differences between atomic clock types are stability, cost, ageing and size. Hydrogen masers 
have a very short and long-term stability, but also a high cost, size, and power consumption. 
Rubidium oscillators are small, comparatively light weight and cost effective, and a high perfor-
mance model has a better short-term stability than a caesium oscillator from 100 -104 seconds. Its 
major disadvantage is ageing. A caesium oscillator has a large size, weight, and a high cost and 
1 When the first sundial was taken to Rome in 263 BC, its incorrect display of the daylight hours for Rome because of 
a difference in latitude went unnoticed for 99 years [225]. 
<Related to the french clociJe or German Glocke, bell. 
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Type Frequency Accuracy 1 s Drift in 
Crystal (S102) wide range 1 day 
Rubidium (Rb) 6.8GHz 
Caesium (Cs) 9.2 GHz 1013 > 100 000 years 
Hydrogen (H) 1.420 GHz 
Table 2.1: Accuracy and drift of frequency standards (from [46}j. 
Cs 
HM 
10-15 
10-16 
10 3 10 2 10-1 100 101 102 103 10'1 105 106 107 
time T [sl 
Figure 2.1: Stability ranges of different oscillator types (from [124]). 
power consumption, but an excellent long-term stability (> 104 s). It has no ageing because it is a 
primary standard [46]. 
The most commonly used oscillator type is based on a quartz (Si02) crystal, and uses its piezo-
electric property as a frequency reference. The construction is simple and reliable, CO:5t-!~m~Crlve 
small and has a weight. The disadvantages are ageing and a high temperature coefficient, 
although the latter can be partially compensated for. Its accuracy is sufficient for most applications 
in civil life. The relative performance of caesium, rubidium, hydrogen and quartz oscillators are 
shown in table 2.1 and figure 2.l. 
The following time scales are commonly used, or commonly referred to: 
UTO Universel 0, Universal Time O. 
Mean solar time of the zero meridian obtained from direct astronomical 
observation. 
un Universel 1, Universal Time l. 
UTO corrected for the effects of small movements of the earth relative to 
the axis of rotation (polar variation). 
UT2 Universel 2, Universal Time 2. 
UTI corrected for small seasonal fluctuations in the rate of the rotation of 
the earth. 
TAI Temps Atomique International, International Atomic Time. 
The time reference coordinate established by the BIPM (Bureaulnternational 
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Modified 
Gregorian Julian Julian TAI~UTC GPS~UTC 
(JD) (MJD) 
1972-01-01 00:00:00 2441317.5 41317 10 s 
1972-07-01 00:00:00 2441499.5 41499 lIs 
1973-01-01 00:00:00 2441683.5 41683 12 s 
1974-01-01 00:00:00 2442048.5 42048 13s 
1975-01-01 00:00:00 2442413.5 42413 14 s 
1976-01-01 00:00:00 2442778.5 42778 15 s 
1977-01-01 00:00:00 2443144.5 43144 16 s 
1978-01-01 00:00:00 2443509.5 43509 17 s 
1979-01-01 00:00:00 2443874.5 43874 18 s 
1980-01-01 00:00:00 2444239.5 44239 19 s 
1980-01-06 00:00:00 2444244.5 44244 19 s Os 
1981-07-01 00:00:00 2444786.5 44786 20 s Is 
1982-07-01 00:00:00 2445151.5 45151 21 s 2s 
1983-07-01 00:00:00 2445516.5 45516 22 s 3s 
1985-07-01 00:00:00 2446247.5 46247 23 s 4s 
1988-01-01 00:00:00 2447161.5 47161 24 s 5s 
1990-01-01 00:00:00 2447892.5 47892 25 s 6s 
1991-01-01 00:00:00 2448257.5 48257 26 s 7s 
1992-07-01 00:00:00 2448804.5 48804 27 s 8s 
1993-07-01 00:00:00 2449169.5 49169 28 s 9s 
1994:"'07-01 00:00:00 2449534.5 49534 29 s 10 s 
1996-01-01 00:00:00 2450083.5 50083 30 s lIs 
1997-07-01 00:00:00 2450630.5 50630 31 s 12 s 
1999-01-01 00:00:00 2451179.5 51179 32 s 13s 
2006-01-01 00:00:00 2453736.5 53736 33 s 14 s 
Table 2.2: Leap seconds from beginning to present. The first leap second in 1972 caused 
TAl to be 10 s ahead of UTe. So far all leap seconds have been positive, i.e. inserted. The 
GPS epoch is 00:00:00 UT 6 Jan 1980. 
des Poids et Mesures) on the basis of the reactings of atomic clocks oper-
ating in various establishments in accordance with the definition of the 
second. 
UTe Temps Universel Coordonne, Coordinated Universal Time. 
Corresponds to TAl but offset by an integral number of seconds. UTC is 
adjusted by inserting or removing leap seconds so that the difference to 
UTI is less than 0.9 s. 
GMT Greenwich Mean Time. 
The National Physics Laboratory, UK states [116J that authorities are not 
agreed on whether GMT equates with UTO or UTI, however the difference 
would be in the order of milliseconds. GMT is no longer used for scientific 
purposes, and is the basis of civil time for the UK. 
Of practical relevance are T AI and UTe. T AI is a primary time scale derived from atomic clocks 
located all over the world by calculating a weighted average. It is a deferred-time time scale and 
readings are only available after a few weeks, with a best-case accuracy of 10-20 ns [49). UTC 
is adopted by most countries as their official legal time, with a constant time difference of time 
zone and daylight saving applicable to each country. The issue of the leap second is somewhat 
controversial, but so far the advantages are deemed to outweigh the disadvantages (169). The leap 
seconds applied so far, and the resulting differences between T AI and UTe, are shown in table 2.2. 
It is necessary to distinguish between a definition of a time scale and its realisation. In the case of 
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TAl, the particular realisation is given by the name of the laboratory in the subscript. Guinot 
gives a superb overview of the time scales in use and their relations and definitions. 
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From the point of view of synchronising measurements for power quality monitoring, the relevant 
factor is that all participating instruments are synchronised to each other with sufficient accuracy. 
The choice of time scale is of secondary importance, as long as the same one is used for each 
instrument. 
2.2 Time Transfer 
Time transfer is the transportation or dissemination of time information from one location to 
another. Communications .connections are frequently used for this: cables (copper or optical), 
or electromagnetic waves (all frequencies are used). For synchronous measurements, all involved 
instruments must have a common time reference, that is, the area of time transfer must cover at 
least the area in which measurements are undertaken. Whether the time transfer from 
one (primary) instrument to the other instruments, or from an independent time source to all 
instruments, is of no consequence. 
For comparative distributed measurements, all involved instruments need to be synchronised with 
each other. A synchronisation with a global time scale like UTC or TAl is not strictly necessary, 
unless a known temporal relationship to absolute time is desirable for other reasons. Because 
power grids are usually confined to continents and do not cross large bodies of water, power 
quality measurements are performed on a regional basis. Global synchronisation is therefore not 
a requirement. 
Time signals can be transferred over long distances at extremely high accuracy using dedicated 
optical cables [99). However, this approach is not practical in most situations because of the 
expense and difficulty of cable installation. It also greatly reduces the flexibility and portability 
of the instrumentation systems, therefore it is not discussed further. A numher of other options 
exist which allow the transfer of time signals at an accuracy adequate for power quality monitoring, 
which are discussed in this section. 
The obvious means of disseminating time to a wider area is a radio transmitter. Many cmmtries 
were and are operating these terrestrial time signal stations to disseminate their national official 
time [100,131). The operational range of the time transfer is equivalent to the reception area of 
the transmitter. Receivers can be made relatively simply and inexpensively. A major advantage 
of this method is that reception inside buildings is unimpaired because of the very low or low 
frequency usually used. A clock based on the time signal of one of these stations is commonly 
referred to as a radio clock. 
The time information must somehow be encoded into the carrier. For example, figure 2.2 shows 
the encoding scheme for a 77.5 kHz transmitter near Frankfurt3 which broadcasts UTCPTB [54,183]. 
The carrier amplitude is reduced to 25% at the start of each second, for either 100 ms or 200 ms, 
transmitting one bit of information. This reduction is skipped in second 59 to mark the end of the 
minute, which explains the peculiar behaviour of German railway station clocks where the second 
hand remains on 58 for two seconds before advancing directly to 60. Receivers for this are very 
inexpensive at a starting cost of about in an electronics shop. Radio alarm clocks are not 
much more4 . The carrier itself is a standard and can e.g. be used for calibration [209]. 
The achievable accuracy is in the order of a few milliseconds, but can be substantially improved 
with signal proceSSing techniques and the use of the pseudo-random binary phase shift keying 
(BPSK) of the carrier [228]. lichtenecker [131] reports the accuracy as being 10-50ms without 
BPSK and 10-50115 with BPSK. 
Television transmitters are often simultaneously used as frequency reference, by linking the car-
rier frequency to a frequency standard. This does not transfer time information by itself, but can 
be used to keep a local clock accurate after an initial time transfer performed by other means. 
3 Mainflingen, 50' 01' N, 09" 00' E, approx. 25 km South-East of Frankfurt/Main. 
4The author built one of these radio clocks from a commercial kitset in 1984. 
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Figure 2.2: The encoding of the DCF77 time signal station in Mainflingen near Frankfurt, 
Germany. Time and other information is transmitted over a period of one minute at a rate 
of I bit per second [183]. Digits are BCD encoded. R: currently using the backup-antenna; 
AI: advance notice of daylight saving change; A2: advance notice of a leap second; PI, P2, 
P3: checksum bits. 
Another possibility is to use the teletext signal for time transfer, at least in those countries in 
which it is available. A simple interface to the teletext receiver chips which are used in consumer 
electromcs is sufficient [118]. Using the European ASTRA satellites, a comparison of the output 
of two receivers tens of metres apart shows a precision of ±45 ns after calibration at the same 
position to compensate for cable lengths. The long term (6 months) drift was < 5 ns. The authors 
expect to achieve 25 ns accuracy (standard deviation) over a distance of 1000 km when taking 
satellite position into account. This accuracy would certainly be sufficient for comparative power 
quality measurements. The exact relationship to time scales like UTC or TAl is not discussed. This 
solution potentially provides a large degree of geo-political independence. 
Terrestrial radio-navigation systems can also be used for synchronisation and time transfer. As 
with TV signals, their service area is limited to within a maximum distance from the transmitter. 
For example, the LORAN-C system operating in the North-West Pacific is reported to achieve a time 
transfer accuracy of 0.1-0.211S [5] or 3.611S [56]. 
Time signals are available via telephone modem from a number of European countries using the 
"European telephone time code". This system can measure the rOlmd-loop delay and correct for 
the one-way delay. It results in lillcertainties in the transferred time of a few milliseconds, and no 
systematic errors were observed over the measurement period of 100 days [55]. The equipment 
used for this is portable and can be deployed anywhere to synchronise regional instruments to a 
single clock. 
The internet is a widely established network for data transport, and has been used for time transfer 
for over 20 years. The main problem for time transfer is that the internet is a packet-switched net-
work with indeterminate delays. The most widely used protocol is NTP / SNTP, (Simple) Network 
Time Protocol [157-161]. The protocol was designed to perform over a network with unknown and 
changeable delays, and compensates for the network's tinling characteristics as much as possible. 
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It is a architecture, and each !\TP node by default acts as both server and client. The 
long-term accuracy is identical to that of the clock which is used as primary time source, and is 
likely to be close to TAl (international atomic time), as time servers which themselves are linked 
to TAl are readily available all over the internet. 
With a new implementation of an NTP-client [33] it was found that an accuracy of 1 ms (the min-
imum java can resolve) can be achieved with loopback networking (Le. to the same host). This 
acts as a sanity check of the algorithm, as synchronising a host to itself is of little practical value. 
For time transfers over physical networks, the accuracy is limited by the network layer delays. 
Factors which contribute to the network layer delay of a packet from host A to host B are the 
delay before a packet leaves the host, the propagation delay over the medium, the time needed 
to process the packet in. intermediate routers, and the time for which the packet waits in a queue 
of intermediate routers [93]. The times other than the queueing delay are fairly determinate. For 
an idle network, the queueing delay is practically zero, for a congested network, it becomes the 
dominant contributing factor. Any algorithm for time transfer over the internet will have to take 
into account the possibility that any packet can be simply discarded e.g. in an overload situation. 
It should be pointed out that time transfer does not have entirely the same requirements as infor-
mation transfer. While some applications may require the transfer of information in the shortest 
possible time, transfer delays do not degrade time transfer accuracy significantly as long as the 
delays are deterministic and are allowed for. Also, time transfer algorithms are robust against a 
certain percentage of packet loss. 
For time-critical transfer of protection information, IP (internet) networking is deemed to be suf-
ficient as long as a separate non-IP based method for highly accurate time synchronisation is 
deployed as well [198]. . 
The accuracy which can be achieved over packet-switched networks depends on several factors, 
including the accuracy of the reference clock (of the time server), the delay characteristics of the 
network, and the algorithms used. A number of different algorithms were developed for different 
needs. Using an NTP server and a new algorithm for the client, an accuracy of 2 llS rms can be 
achieved over 1200 km [120J. An improved version [In] which does not use NTP but allows an 
explicit tradeoff between accuracy and cost (network traffic, CPU cycles) can achieve a maximum 
accuracy of 8-30 llS rms. No statements were made about the level to which the networks were 
utilised by other traffic. 
Reported uncertainties for NTP vary considerably and tend to be lower with recent computer 
hardware and networks. Over long distance I-lams can be achieved [194], and better than Ims 
over a LAN [1611. Integrating the NTP protocol with the Ethernet can yield dramatic improvements; 
a higher degree of integration results in larger improvements. The limits for this are approaching 
IllS, but this effectively amounts to hardware time stamping [202]. A more detailed discussion of 
the limits of current technology for NTP time transfers can be found in section 11.5. 
It is a non-trivial exercise to a highly accurate clock which satisfies requirements for both 
internal synchronisation (between clocks of a distributed system) and external synchronisation 
(between the system and external time scales, etc. UTC). The elaborate design by Schossmaier et 
all195] is counter-based and implemented in an ASIC (application specific integrated circuit), and 
provides a certain amount of redundancy and self-test features as well as time stamping. A clock 
of this design can be used at each site involved in distributed measurements, but whether this is 
in excess of the requirements of the particular power systems application should be investigated. 
Satellites provide a convenient relay point for radio waves over long distances. "Common view" 
transfers are often in which both sender and receiver have direct line-of-sight of the same 
satellite. A large body of literature e.g. [124-126, 144J. Common view transfers are effective 
because the distance which the signal has to travel is constant (neglecting slight variations in 
satellite positions) and largely independent of weather conditions. Radio signals which rely on 
being reflected back to Earth by of the atmosphere have a strong dependency on weather 
conditions and variations in pathway and distance. 
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2.2.1 Satellite-Based Navigation Systems 
Satellite systems which were established for navigation can also be used for time recovery, be-
cause determining precise position through signal propagation delays is closely linked to deter-
mining precise time. Two such systems exist, the US-American Global Positioning System (GPs) 
and the Russian Global Navigation Satellite System (GLONASS), both covering all of the Earth. Both 
these systems are approximately identical in performance [37] and allow time recovery with sub-
microsecond accuracy. The European Galileo system is in the process of being deployed. A large 
volume of publications exist for both GPS and GLONASS. 
Levine [122] gives a detailed discussion of time transfers with GPS, GLONASS and Galileo, and two-
way satellite transfers. The transfer process itself can be achieved with a fractional frequency 
uncertainty of less than 10-15 . The state of technology in 1999 allowed the use of GPS as a time 
source with an accuracy of 10-25 ns [123], which should satisfy the most stringent power quality 
application. 
The Global Positioning System is comprised of 4 evenly spaced satellites on each of 6 planes, 
orbiting the earth at a low altitude of 20 183 km every 12 h. The satellite constellation is optimised 
to make the highest number of satellites visible at any location on earth. This makes the system 
redundant to a certain degree against satellite failure, satellites obscured by buildings, etc. and 
problems with receiving particular satellites. The receiver can be moving or stationary. Each 
satellite continuously transmits a unique signal on the two frequencies Ll = 1575.42 MHz and 
L2 = 1227.6MHz .. 
These signals carry enough data for computing navigational positions and their accuracy. For an 
accurate calculation 4 satellites must be visible. After determining the position of the receiver, 
accurate time recovery is possible by tracking only 1 satellite. It is necessary to have line-of-sight 
to the satellites when positioning the receiver's antem1a. Galileo will provide an advantage in this 
regard once it is available, because it is designed to also work inside buildings. 
Since 1990, GPS time is given by a composite of base station and satellite clocks and is steered to 
within 1 llS of UTCUSNO, neglecting an offset of an integral number of seconds. Because GPS time is 
not adjusted for leap seconds, there is a varying number of seconds difference between GPS and 
UTe. The actually applicable difference is broadcast by the GPS and most likely already applied by 
the receiver. (This information is readily available from the United States Naval Observatory.) The 
relationships between the time scales TAl, UTC and GPS are shown in table 2.2 with all historic 
leap seconds so far. 
Commercial GPS receivers provide a I-pulse-per-second signal, lpps, which is synchronised to the 
beginning of each second to within the accuracy of the time recovery. The information to which 
second each lpps belongs is usually available from the receiver via a serial interface, which is 
also used to set up and control the receiver. 
The accuracy of the GPS may be artificially degraded by added pseudo-noise. Comparisons with 
a rubidium atomic clock (which has excellent short-term stability) have shown [182] that this 
pseudo-noise has a maximlUn amplitude of ±300 ns. Programming GPS receivers to use the same 
satellite for time recovery ensures that the artificial error is identical for both receivers and there-
fore does not prevent sampling synchronisation, although the error appears as phase noise. If 
the particular application does not reqUITe an accuracy better than this, the pseudo-noise can be 
ignored. Schoukens [196] gives expressions for the measurement errors for sinusoidal phase noise 
caused by clock jitter. 
Operating two GPS receivers located closely together in "differential mode" yields a relative dis-
tance accuracy in the order of centimetres. Because it does not improve time synchronisation 
between measurement sites, it is not relevant for distributed measurements. 
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2.3 Synchronised Data Acquisition 
Synchronisation allows data points which are obtained at different nodes of the measurement 
setup to be meaningfully related to each other. Nodes, in this context, can range from a set of 
cards in the same PC, to instruments in a large hall, to instruments thousands of kilometres apart. 
Synchronisation can be achieved by designating one of the nodes as master, which controls the 
sample timing of all the slave nodes. This is typically used for nodes located in the same instru-
ment. When multiple instruments are involved, synchronisation between master and slaves can be 
achieved with interconnecting cables, but cable propagation delays need to be taken into account. 
For large distances, direct links between instruments are impractical, and synchronisation to an 
external clock via time transfer to all instruments is more feasible. 
Precisely synchronised data acquisition is required for applications across a wide range of scien-
tific disciplines. In power systems, synchronisation is used for example in phasor measurements, 
fault location, mutual line inductance measurements, and adaptive relaying, monitoring and con-
trol. Outside the field of power systems, applications include astronomical measurements, plasma 
fusion experiments, real-time operating systems and cellular telephony. This section first de-
scribes several examples of such data acquisition systems, and their architectural design and key 
features. Then other issues with synchronised data acqnisition are discussed. 
A data acquisition system designed for collecting astronomical information over an area 'with 
1000 km diameter on the Earth surface is described by Pryke and Lloyd-Evans [181,182]. The 
system requires a large number of nodes and is specifically intended to time stamp data at the 
microsecond level while having as Iowa per-node price as possible. Therefore, relatively low-
cost GPS receivers are used, comlJined \'Yith custom-built time-tagging electronics, and PCs. Tests 
showed that these receivers provide sufficient accuracy for the The tests used two 
co-located receivers, 500m apart, and a cable connection with known (measured) delay. With 
each receiver using the same satellite, a fi'Ced offset between them of « 1 0 ns was observed, and a 
random error with a standard deviation of "'" 6 ns. The tests were repeated over a baseline of 11 km 
using a microwave (L-band) link The relative error between the receivers had a standard deviation 
of "'" 7 ns. The absolute offset is unknown because the link delay was unknown, but unless extreme 
weather conditions prevailed, the link delay varied by < 1 ns/day. 
A very extensive data acquisition system has been purposely built for a plasma fusion experi-
ment [15,203-205] by EURATOM. Traditionally data had been analysed after the experiment fin-
ished, but an increase in data volume and a requirement for closed-loop control and real-time 
monitoring for safety reasons necessitates data analysis during the experiment. The physical size 
of the experiment and the number of measurement points make a single-enclosure design impos-
sible. A distributed design was chosen with nodes connected with fast bi-directional links in a 
tree-type topology. The system can be extended to approximately 250 major nodes up to 300m 
apart from each other. Each major node can accommodate a number of event and analogue in-
puts, as well as generate a number of output variables used to control the expenment itself. Data 
acquisition and control of the experiment are merged, allowing real-time control depending on 
pre-defined conditions. A fast, prioritising, packet switching network using the Infiniband stan-
dard allows each node to exchange event information 'with any other node. Because the relation 
to external time is of little relevance but the precise synchronisation within the experiment is of 
utmost importance, all nodes are slaves to a central timing unit. The synchronisation of sampl-
ing, event handling and time stamping is via synchronous 960MBaud duplex optical 62.5/125 ]lm 
fibre connections with 850nm wavelength. The task of real-time data processing is handled by a 
combination of DSPs and FPGAs. The FPGAs are reprogrammed for particular tasks, which adds 
flexibility. 
Mutual inductance of power transmission lines can be measured relatively easily while all lines 
are out of service, however lines out of service is undesirable and not always possible. 
The mutual inductance can be calculated from the measured voltages and currents of all phases 
at each end while a large step in zero-sequence current occurs, e.g. by briefly disconnecting one 
phase. If voltages and phases are measured at each end with GPS synchronisation, the mutual line 
inductance can be calculated 31 for a live system. 
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Cellular telephony can only function correctly when the time in cells is closely synchronised. Each 
cell contains a transmitter/receiver and serves phones within a certain area. A volume of 
publications exist for achieving cell synchronisation by a variety of different means. To increase 
redundancy and robustness, strategies exist for synchronisation when an externally supplied time 
(such as e.g. GPs) is not available [1], by utilising the communication channels which exist between 
cells. The data communication channels between distributed measurement instmments can be 
used in a similar manner, as far as they exist, but the techniques developed for time transfer over 
packet-switched networks are likely to be more appropriate. 
A high preCision or event timer designed for use by distributed real-time operating sys-
tems [50] applies equally to distributed measurement systems. The GPS is used as basic time 
source, and the time and event queueing is implemented in an ASIC (application specific 
chip) to the burden away from the processor and to achieve high accuracy. 
The type of analogue to digital converter (ADC) has an influence on the overall system design 
and performance. Dual-slope integrating converters are not suitable for instrumentation systems 
because of their very low sampling rates. Flash converters have a limited resolution but can op-
erate at extreme They may be considered for transient recording, but successive-
approximation converters should be adequate for that, too. Successive-approximation converters 
are relatively easy to use and low cost. Delta-sigma converters can have a resolution, do 
not have a differential non-linearity error [206] and are low cost. They are essentially a I-bit con-
verter using oversampling and an internal digital filter. Their major disadvantage for synchronised 
sampling is that the internal digital filter introduces an unknovvn group delay and that the conver-
sion clock is a mUltiple of the sampling clock, which causes loss of the relationship between the 
timing of the sampling and the sample data appearing. 
The advantages of overs amp ling intrinsic in a delta-sigma converter are not by themselves a reason 
to choose this type of ADC, because a system based on a successive-approximation converter 
can also be designed oversampling, thus providing the same advantages. Oversampling 
pushes the roll-off of the input analog low pass filter up, simplifying its and error 
contribution. The benefits of oversampling on the digital processing are discussed in 10. 
Phasor measurements are a common power systems application of synchronised data acquisition. 
Knowledge of phasors at various parts in a system and their mutual relationships e.g. allows the 
calculation of a state estimation, instability prediction, or implementation of adaptive relaying and 
control [l A number of techniques exist for achieving this synchronisation, e.g. microwave or 
optical fibre links, or AM radio or satellite broadcasts [175]. Measuring the time difference between 
the sampling times and deriving a correction factor from it [115], or correcting local clocks for the 
delay of a common synchronisation signal [173], yields coherent phasor infonllation. Using the 
GPS for synchronisation has become common practice and is now the most economic option, which 
also provides an absolute time reference. Comparing phasors is easiest when they are tagged with 
an absolute time, which is stipulated by the IEEE synchrophasor standard [711. 
Traditionally, phasor timing has been established by synchronising the sampling clock to an exter-
nal timed signal (e.g. output of GPS receiver). It is possible to establish the time relationship 
of a phasor to UTC in the frequency domain when using a free-running fixed sampling rate [206]. A 
20 MHz counter in the processor and a GPS lpps connected to an interrupt input of the processor 
are used to subdivide the one second intervals. A compensation is then applied to the phasor by 
adding an appropriate phase shift. Simulations confirm that this works [129]. The authors do not 
discuss how well this method works for the measurement of harmonic phases for the purposes of 
harmonic power flow calculations. 
The time stamping system described by van As [2 is implemented in hardware to achieve accu-
racies in the 1 ps area. It uses a real-time clock which is synchronised via the GPS. The lpps signal 
of the GPS receiver is subdivided using counters. The implementation is similar to the one used 
for CHART III (descrihed in 7). The system is generally useful for wide area measurements 
and is applied to fault location the travelling waves method. 
The GPS can be llsed for the of synchronised signals as well as for synchronising sampl-
ing docks. Superimposing audio-frequency signals on the power system's fundamental is com-
monly used for controlling e.g. appliances or street lighting. All audio-frequency generators need 
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to be synchronised, which is achieved using a phase-locked transmission of the signal 
from a master control Alternatively, decentralised generation of these ripple control signals 
is possible when using the GPS to synchronise their phases [145]. 
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chapter 3 
Review of Power Quality Monitoring 
3.1 Introduction 
The previous chapter ended with a discussion of synchronous data acquisition systems in the 
general sense; this chapter discusses their application to power systems monitoring. 
Synchronous measurements are the basic ingredient of a range of potential applications when ap-
plied to power systems [174]: measuring voltage and current phasors, state estimation, instability 
prediction, adaptive relaying, and control. 
GPS synchronisation is reliable and accurate enough for most applications [185]. The measurement 
of a disturbance of a real system was found to match the simulated behaviour of the system. 
Another important issue is that of harmonic power flow. This is undesirable, because the distri-
bution network needs to be dimensioned to carry the harmonic power as well as the fundamental 
frequency active and reactive power. This harmonic power is dissipated as heat in the system. 
Phasor measurements of voltage and current provide a picture of harmonic power flows on a 
distribution network. 
Harmonic state estimation is the determination of the harmonic power flows in a distribution net-
work. Time-synchronous measurements are required at multiple nodes in the network, and all of 
the obtained data together is required for the calculation. To compute the lISE completely, it is 
not necessary to measure voltage and current magnitudes and phases at every node in the distri-
bution network. It has been shown [41] that a minimum number of points exist from which the 
harmonic state of the whole system can be calculated. The internet can be used to communicate 
the measurement data [2], at least as long as instantaneous results are not required. Using the 
internet introduces an unpredictable time delay for data transport. 
3.2 Phasor Measurements 
A phasor is a vector representation of a sinusoid in a polar coordinate system. The length of 
the vector corresponds to the sinusoidal amplitude, and its angle corresponds to the angular 
position within the sinusoidal period at that particular point in time. The phasor rotates by a full 
circle for each sinusoidal period. On a transmission line, line losses would be represented by a 
reduction of the length of the phasors observed at the beginning and end of the line. A difference 
in fundamental phase angle between the ends of the line is indicated an angular difference 
between the two phasors. Phasors are determined independently for voltages and currents, and 
are a convenient method for calculations related to power systems. 
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Comparing phasors obtained from different locations of a power system implies that their mea-
surement is synchronised (or that the phasor data is time stamped with high accuracy to a com-
mon time Potential applications of synchronised phasor measurements include [188) 
state estimation, fault location, system control, and event recording. Synchronisation and/or time 
stamping can be performed vvith the GPS [42,186,188]. The use of the internet is becoming in-
creasingly common to bring the data from multiple phasor measurement units together for anal-
ysis (188). 
Phasor measurement units which are GPs-synchronised have been used for harmonic measure-
ments and disturbance monitoring in New York state [42], and data has been analysed in real time. 
A GPS accuracy of ±0.5 ps allows determination of the phase of the fundamental to < 0.02", and 
of the 25th harmonic to < 10. 
Another implementation of a phasor measurement unit [1861 measures voltages and currents 
with < 1 ps accuracy. It uses a sigma-delta ADC, a sampling rate of 2.88kHz, and generates 12 
points per fundamental period which are processed by a recursive discrete Fourier transform. It 
is used for fault recording, disturbance recording, and verification of generation and transmission 
modelling. 
Phasor measurement units can exchange data in a standardised format [71] which includes time 
stamps wi.th the data. 
3.3 Power Quality 
The term "power quality" covers a range of electricity supply disturbances. These include dips 
or sags voltage below nominal value), flicker (observable brighmess changes in lighting, 
caused by fluctuating supply voltage), brmvnouts (deliberate voltage reduction to avoid a black-
out), substantial or complete supply failure for « 1 s, spikes (very short substantial rise of supply 
voltage to several times above its nominal value), and harmonic distortions. All these disturbances 
vary with time. 
Many possibilities exist for the causes of these disturbances. Spikes are often caused by electrical 
machines and their thyristor controls. Harmonic distortions are usually caused by non-linear 
loads. Fluorescent lamps with their auxiliary circuitry, and computer power supplies, can both 
cause localised harmonic distortions. A larger problem for the supply industry however are large 
non-linear industrial loads, which can influence the supply network over large distances. In New 
Zealand, this is especially true for the South Island, where the Tiwai aluminium smelter and the 
HVdc link represent loads in a relatively small electrical system. Harmonic power monitors 
are used to investigate this problem. 
Flicker has been investigated by Keppler as PhD research [94], and in subsequent publications by 
Keppler and others 
Power systems monitors have traditionally been built using a digital signal processor for handling 
the numeric computations, perhaps combined vvith a standard processor handling the remaining 
tasks. Advances in microprocessor technology and their improved numerical capabilities make 
simpler designs possible where the signal processor is no longer required. A system for analysing 
sag on multiple channels using a standard desktop PC microprocessor has been developed [32]. 
The use of current microcomputer technology in power systems is discussed in detail in chap-
ter 11, including further literature pertaining to the subject. 
A general trend towards server-based applications can be observed over recent years for anything 
which is, or can be, related to the internet. Power quality applications are no exception and efforts 
are being made to offer web-based services [31J. All the proceSSing is moved to a server, and 
control is via the client's web browser (browser user interface). Communications between parts 
of a system, like data acquisition units and processing units, which are based on open standards 
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Figure 3.1: Propagation of a line fault on an HYdc system. 
II 
di/dt 
Figure 3.2: Typical waveform of a line fault. 
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allows customers to mix equipment from different vendors. CORBA (common object request bro-
ker architecture l ) has been proposed as a commurrication standard for power quality monitoring 
equipment [271. 
Standards have now been developed for methods of measurement and calculation of power quality 
phenomena, for both the supply side and the load side [59-62]. 
3.4 Locating Faults on Transmission Lines 
Faults on power transmission lines are caused by lightrring, equipment failure like insulator break-
downs, or objects or birds shorting out lines. In each case a surge wavefront propagates from 
the fault location along the line in both directions, as shown in figure 3.1. If repairs have to be 
lmdertaken, it can be economically critical to locate the fault position as quickly as possible. 
Two different methods used for locating faults in power transmission lines are briefly described 
below. CHART can be used to implement either of them. 
The reflectometry method for locating line faults times the arrival of subsequent surge wave-
fronts [6-8]. Waves are reflected at the line ends, and the travel time between subsequent surges 
is indicative of the position where the first surge originated. With each reflection the waveforms 
become more blurred which makes them difficult to time. 
The surge wavefront arrival method for locating line faults was described in [39]. The times of 
arrival of surge wavefronts at each end of a power transmission line are measured, propagation 
times are indicative for the fault position. Subsequent reflections are discarded. If the arrival 
times of two wavefronts at the respective end of the line are equal, the fault position is half way 
Ihttp://www.omg.org/ 
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between the ends. More details can be found in reference [IOn This method requires two timing 
devices but is also more precise. 
Measuring the voltages and currents of all phases of a 3-phase systems at both ends can be used 
to classify the fault and to calculate the fault position [98]. The digital fault recorder described 
operates on a 21.5 Ian long 161 kY power system and uses a sampling rate of 12kHz. The fault 
location is derived from an approximation of ~; from the last samples. The classification indicators 
are very selective and do not differ significantly with location or incident The location 
accuracy is not affected by fault resistance and is not much influenced by iucident angle. 
To avoid the errors iutroduced by the limited accuracy of CTS a new fault location method was 
developed [21] which only uses voltage measurements at both ends of the line. 
3.5 Accuracy Requirements 
This section summarises the accuracies required for a number of different applications. Phadke 
et al [175J propose the following accuracies: 
• State estimation: tenths of a degree (lower accuracy in dynamic estimates could be accept-
able). 
• Stability mOnitoriug and control: 0.10 is more than sufficient and 10 would be adequate in 
most situations. 
• Fault location: 0.10 when usiug phasor measurements, 0.5--111S when travelling wave 
methods for location within 300 In. (This also requires transducers with higher bandwidth.) 
• Adaptive relaying: approximately 0.10. 
IEC 61850 defines five accuracy classes for time stamping, which can be used for system specifica-
tion [63,64]: 
Tl ±lms 
T2 ±100 llS 
T3 ±2511S 
T4 ±411S 
T5 ±l11S 
The degree values given are at power system fundamental frequency, therefore 0.10 corresponds 
to approximately 511S. This means that for every of the above tasks except fault location via 
travelling waves an accuracy class of T4 is sufficient. However, IEC accuracy class T5 allows for 
example a 10 phase resolution at the 50th harmonic, as discussed in section 4.4 and elsewhere. 
Analog filters have components whose values vary with temperature and age. Digital filters do not, 
therefore their phase shifts remain constant and can be compensated for. This results in greater 
accuracy. 
The accuracy of current measurements can be negatively affected by having to take into account 
varying load conditions, and by the rated load being smaller than the load under fault conditions. 
CT shunts typically produce ma'(fmum voltage at 20 times the rated load current, that is usually 
5 A at full load and 100 A during faults. Normal conditions can therefore produce only a few 
millivolts [186]. 
Chen [26] equates harmonic magnitude measurement errors directly with the quantisation interval 
of the ADC. In fact, the relationsbip between signal quantisation error and spectral magnitude 
error is more complicated than this. If quantisation error is the limiting factor, it may be possible 
to obtain sufficiently accurate measurements with fewer ADC bits than suggested. TIns issue 
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is discussed in section 1 along with other relevant aspects of the theory behind harmonic 
magnitude measurement errors. 
Sachenko et al [192] point out that the error introduced by the sensor can be several times higher 
than the error introduced by the system. The sensor error is never included in the error specifi-
cation by the manufacturer. Sachenko et al propose that the basic features of an intelligent data 
acquisition system are accuracy, reliability and adaptability, and to compensate for sensor char-
acteristics using neural networks [191,1921. The particular method of compensation proposed 
may not always be applicable to power quality monitoring, but the principal problem and possible 
solution does apply. 
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chapter 
System Requirements for Power 
Quality Instrumentation 
4 
When faced with the task of investigating a certain aspect of an electricity supply network, suitable 
instrumentation must be obtained. The requirements for a particular power quality monitoring 
system depend to a extent on the application and the specific answers which are sought in the 
respective situation. This chapter discusses the significant parameters for such systems, typical 
values for different types of application, and other relevant issues. A paper has been compiled 
from this material, which is reproduced in appendix A. 7 on page 176. A detailed ordered checklist 
of the points discussed can be found in chapter 5. This can be used as a template for 
a specific requirement specification for a power quality monitoring instrument. 
Systems for power quality monitoring can be broadly divided into three areas of application, each 
.vith different complexity: 
1. Equipment to measure a single 3-phase system at a single site. 
Such equipment consists of typically 3-8 channels. Time stamping of samples is relatively 
straightforward because only a single instrument is involved and high time stamping accu-
racy is not necessary. 
2. Equipment to measure multiple 3-phase systems at a single site, such as a substation. 
Such equipment can consist of tens of input channels, and sampling of all channels must 
be synchronised if a high degree of coherency is required (e.g. when comparing harmonic 
phases, or phasors). High coherency implies that all channels share a common sampling 
clock. If channels are not located \vithin the same instrument enclosure, the sampling clock 
needs to be distributed. A high time stamping accuracy is not necessary. 
3. Equipment to measure at more than one site, with each site being in one of the two configu-
rations above. 
The sampling clocks of all involved instruments must be synchronised to a high degree if 
sample data is to be comparable. In practice this means synchronisation to a highly accurate 
common time source. This same method of synchronisation is also a possible solution for 
implementing coherent sampling in the second case above when multiple enclosures are 
involved. 
For each of the above the duration of measurements can vary widely. Examples of 
short-term applications include confirming a specific operational status, and using a mobile instru-
ment to investigate a problem that has started to occur. They are typically characterised 
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by event-driven recording. An example of a permanent application is continuously monitoring 
one or more characteristics of the electricity supply network for ongoing conformity, using a fixed 
installation of instrmnents. 
The characteristics which can be examined depend on both the hardware and the software of the 
monitor. The hardware defines a permanent ma'dmum limit for the rate at which sample data can 
be whereas the software defines the type and method of analysis that is performed on 
the data. By modifying the software, the monitoring system can be adapted to new and/or specific 
tasks and new standards for calculating power quality. Generous dimensioning of the hardware 
allows for a higher level of flexibility "\'ith respect to future analysis requirements. 
Implications of the above three configurations and other factors present in power quality applica-
tions are discussed in the next section. A particular issue is the storage and analysis of prodigious 
quantities of data, and the importance of reducing this to relevant subsets. Successive sections 
examine system parts, which are the input or sampling stage with sample clock generation 
and time stamping, the software, and aspects of designing custom hardware. No implementation 
examples are in this chapter, these are presented for an existing system in chapter 6 and in 
chapter 11. 
4.1 System Aspects 
The requirements with the largest impact on overall system design are the need for highly accurate 
time continuous operation, and noise issues. 
For highly accurate time stamping, an off-the-shelf system is not readily available. Commercial 
data acquisition systems are examined in section 11.8. It may be possible to build a system 
from off-the-shelf components. The details of sampling and time stamping, which would have 
to be addressed, are given in sections 4.4 and 4.5; design choices made there have significant 
ramifications for the broad system topology. 
The use of buffers is difficult because the temporal relationship between sampling dock and sam-
ples be lost. The requirement of continuous operation precludes the use of buffers to extend 
the maximum sampling time. Data volumes can become high in a short time l . Data must be pro-
cessed immediately to allow for continuous operation. It is essential that this processing causes a 
data reduction of several orders of magnitude, resulting in a volume of data which can realistically 
be stored. Data reductions can be achieved by identifying regions of interest, by transforming the 
time domain data into the frequency domain, and by not storing the FFT result for every mains 
cycle. one FFT for each mains cycle is unlikely to be of interest in normal circumstances. 
The location of ADCs with respect to the signal source is critical in an electrically noisy environ-
ment such as a switch yard or an industrial plant. Shielded cabling is not necessarily adequate, 
and the electrical characteristics of the sensor, the cable, and the ADC input have to be carefully 
matched. This can be difficult in practice. Where accuracy is most important, a solution is to locate 
the ADCs physically close enough to the sensors to prevent significant noise contamination. This 
means that ADCs have to be located in separate enclosures if the signal sources are fur-
ther apart than a few metres. Multiple enclosures have major implications for coherent sampling 
(see section 4.4). 
Other factors that must be considered for overall system design are the number of input chan-
nels, the bus system used, and its maximum card size. The maximum card size determines how 
many ADCs can be integrated on one card. This has cost implications because in any system de-
sign there is a fi'<:ed cost associated >vith each card. The bus system determines the maximum 
number of cards. The overall maximum number of channels determines the kind of measurement 
that can be undertaken before a sudden increase in cost, necessitated by a second system, takes 
place. However, if a limited nmnber of signal sources are in close enough proximity, the ma'dmUIl1 
number of channels may be of lesser importance. 
1 For example, 40 channels at 50 kHz/s cmd 12-16 bit per sample resull in 330 GB per 24 hours. 1 G = 10242 
4.1. SYSTEM ASPECTS 25 
Power supply issues can have an influence on the overall design. For fixed installations, the instru-
ment should be supplied with mains power. For portability and temporary setups, batteries are a 
good option, although their overall cost (weight, volume, charging, casing) and inconvenience can 
be significant. Battery life must be sufficient for the required measurement duration. The use of 
batteries may be the only option when floating the whole system at high potential or for avoiding 
ground loop issues. Mains supply conditioning needs to bridge supply gaps and filter spikes and 
surges sufficiently to guarantee reliable system operation. A commercial uninterruptible power 
supply (UPS) milt could be cost-effective. 
The data acquisition units should be networked with another computer for user interface, con-
trol, and data storage / backup. It does not make sense to design even a simple system without 
networking capabilities. A data link allows remote instruments to be controlled, and data to be 
retrieved from them. It is possible to make the network an integral part of the instrument setup, 
by sending all sample data to a fast, central computer for processing. If the system is designed 
for central data processing, sufficient network bandwidth must be available. If basic filtering is 
performed on the ADC units and final processing on a central computer, network bandwidth re-
quirements can drop to less than 20kbyte/s/channel. 
This central computer could also perform time keeping, with the time being transferred to all ADC 
systems for time stamping, removing the need for individual external time sources at each ADC 
unit. However, highly accurate time transfers can not currently be achieved over Ethernet, for 
details refer to sectionll.5. 
For mains-synchronised sampling (section 4.4), the mains frequency needs to be deternlined, e.g. 
by deternlining the cycle time of a !pains-derived signal connected to a suitable interrupt with a 
low-pass filter. This can happen on all ADC units individually, or on the central computer followed 
by transfer over the network to the ADC units. It may be easier to obtain the mains-derived signal 
at the central computer, depending on the power supply situation of the ADC units. However, 
doing this centrally introduces measurement uncertainties which need to be considered. 
If all processing is to be done by the instrument, then clearly the CPU must be powerful enough 
to deal with all the design requirements. However, it is expedient to oversize the CPU to allow for 
future modifications. 
Depending on the particular application or intended range of uses, digital inputs and outputs can 
be considered. If the digital inputs are time stamped with the same mechanism as the analog 
inputs, event capture channels are available for interfacing to other equipment. Digital outputs 
can be used for control and signalling functions. 
Some applications will require that some or all inputs and outputs are galvanically isolated, e.g. if 
the whole instrument is floated. Galvanic isolation is also advantageous for avoiding ground loop 
problems, which would be a safer design for a more general-purpose instrumentation system. 
Isolating digital I/O lines is relatively straightforward. The components for isolating analog inputs 
introduce their own frequency and phase response, and their cost to the overall system is likely 
to be prohibitive. Similarly, overvoltage protection for inputs to e.g. 250 Vac makes a system more 
robust against accidental nlisuse, but the costs have to be considered. 
As mentioned previously, a commercial system which fulfils all the hardware requirements to the 
highest level is unlikely to be available. Analysis software tailored to typical applications is not 
currently available either, irrespective of low or high end systems (software aspects are discussed 
in section 4.6). A system should be configured from commercially available components wherever 
possible to reduce cost and development time, especially for a low number of systems. As a general 
rule, the higher the requirements are, the more hardware will have to be specifically designed for 
the application. Tradeoffs should be considered. For example, if an ADC card is commercially 
available for all but the desired input voltage range, it would be more economic to use this card 
with a pre-scaler in a small external case than to design a new ADC card. 
Tradeoffs exist between hardware and software implementation. Larger oversampling factors or 
transform lengths increase resolution and the computational cost, a wider ADC increases resolu-
tion and the hardware cost. The frequency of the system under investigation can be deternlined 
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by computation with the measured values, or by using zero-crossing circuitry in connection with 
a counter. 
A number of environmental factors need also be considered. Operation outdoors, unless short 
term in fine weather, requires adequate protection, whereas standard desktop PC cases are suffi-
cient for indoors. Enviromnental protection is categorised into classes [40,58], and class IP64 is 
needed for outdoors all-weather conditions. Rugged casing makes transport easier, but is UlU1ec-
essary for fixed installations. Adequate electromagnetic shielding is a design requirement for any 
instrumentation system. In extreme cases, a minimum distance to strong magnetic field sources 
may have to be kept. 
Relevant goverlU11ent and industry regulations covering aspects such as electrical safety or data 
exchange need to be taken into account. Electrical safety standards tend to vary between coun-
tries, and certification for the target market is frequently necessary. Some countries may accept 
certification to one of the key standards which arc well-known internationally. Numerous industry 
standards exist for the behaviour of instruments, for example in the area of substation communi-
cations [63,64,721. specification of phasor values [71], or the method of measuring and calculating 
power quality values [61]. 
A system which compensates for sensor and converter characteristics when reporting values is 
easier and faster to use. This may require automatic or semi-automatic calibration facilities. 
The required level of instrument reliability, which depends on the intended application, affects the 
overall system design. This should be considered right from the start of the design. 
Other features which affect potential deployment of the system include the overall weight and 
volume, and whether it can be rack or wall mounted. 
4.2 Analog-to-Digital Converters 
Analog-to-digital converters (ADCs) are built with a number of different underlying principles, 
which have a large effect on their main characteristics. An overview of the different types is given 
in this section, followed by a discussion of their suitability for time-critical data acquisition. The 
different types are: 
Parallel, flash An analog comparator is used for each input voltage step, and the comparator 
outputs are translated into a binary representation with a digital logic network. 
This simple design is very fast because of the low number of steps involved for each conver-
sion process. Because the amount of silicon needed rises exponentially with the number of 
bits, this type is not available in large widths. 
Pipelined Consecutive stages of parallel converters increase the resolution, but also add conver-
sion time and lag with each stage. This pipelining can also be accomplished with other ADC 
types. 
Dual-slope The input signal is integrated by charging a capacitor for a fixed time, then the dura-
tion of a fixed-rate discharge is measured. Noise is reduced because of the integration, but 
the conversion process is slower. 
Charge balancing A capacitor is charged by the input signal, and discharged with fixed-width 
pulses and a constant voltage. This effectively is a voltage-to-frequency converter. The 
pulses per period are then counted. 
Successive approximation Starting with the most significant bit, a 1 bit conversion is repeated in 
a process of binary diviSion, successively arriving at the final result. 
Because of the serialised architecture, this type is suited for low and medium sample fre-
quencies. Conversion can be initiated at any time, and must be completed before the next 
conversion can be started. 
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Sigma-delta A sigma-delta modulator converts the input signal at high speed into a 1 bit repre-
senation which has an average level equivalent to the input signal. This bitstream is then 
translated into a binary value with a digital filter. 
These ADCs are popular because of their high precision and high resolution which can be 
achieved with the digital filter by increasing the bitstream frequency. Because of the high 
sampling rate and cut-off frequency, the analog anti-aliasing filter can be constructed simply. 
A sample & hold circuit is not needed because the input signal is continuously tracked. The 
disadvantages of this type are a high demand on the digital filter, and the significant lag until 
the binary data appears at the output of the digital filter. 
The dual-slope and charge balancing integrating type converters have largely been replaced by the 
sigma-delta type. Very broadly, the three most common types are: 
• Parallel: high frequency, low resolution, no lags 
• Successive approximation: medium frequency, multi-channel, no lags 
• Sigma-delta: low frequency, high resolution, low noise, significant lags 
Some of the successive approximation types have a sample & hold (S&H, or track & hold) circuit 
already integrated on the chip; those without need suitable amplifiers. Parallel converters typically 
have a S&H circuit included. Sigma-delta converters only need circuitry suitable to drive their input 
impedance, S&H circuits are not needed because of their design. 
Resolution and sampling rate are important factors for any design. The most important factor for 
a time-stamping data acquisition system is the ability to establish the precise time at which the 
analog signal was sampled, in relation to a clock pulse which initiates the sampling process or 
read-out of the value. Further factors which need to be considered for any data acquisition design 
are the precision and linearity, and for a harmonic analyser, the harmonic distortion introduced 
by the ADC. As mentioned in section 4.3, higher resolution ADCs require a correspondingly more 
robust analog design to keep the signal noise below the ADC resolution. 
The parallel converters are always suitable for time critical conversions because of their high 
speed, and are available up to about 14 bit width. Their conversion speed is sub-microsecond, 
often less than lOOns, and they are for example used in capturing video signals. The conversion 
process is started with an external clock signal. The differential non-linearity is < 1 LSB, but the 
integral non-linearity can be 0.S-2.S LSB. This type is always suitable for applications with critical 
timing, but the speed is likely to be much more than what is needed. 
Successive approximation converters typically have a conversion speed of 1-10 lIS, a differential 
non-linearity of 0.S-2 LSB, and an integral non-linearity of 0.S-2 LSB, sometimes up to 3 LSB or 
6 LSB. Resolution is 8-18 bits. The conversion is started by an internal or external clock signal. 
Models with more than one input use an input multi-plexer; they tend to have significantly larger 
non-linearities and lower resolutions. This type is also suitable for applications needing precise 
time-stamping, and is likely to be the best choice. 
Sigma-delta converters are available with resolutions of 10-24 bit after the digital filter. The 
conversion itself happens with 1 bit. The differential non-linearity is typically O.OS-lS ppm, the 
integral non-linearity 1-100ppm. The word rate at the output is very approximately 100-10000 
per second. This type is ideal for industrial applications or multi-meters, where it is important to 
have high precision and high noise immunity and where a display update rate of 10 per second 
is sufficient. From the point of view of precise time stamping, the problem with this ADC type is 
the significant and possibly unknown delays through the digital filters. The conversion time can 
be much longer than the inverse of the output rate. 
New sigma-delta designs exist which incorporate elements of parallelism. For example, the Analog 
Devices AD9260 is specified with a 2.S MHz throughput and a 400 ns conversion time. Such short 
conversion times warrant consideration. 
While multi-plexing inputs does not affect the throughput of parallel and successive approxima-
tion converters, this is not the case for sigma-delta types. Multi-plexing with these makes a dura-
tion equal to the filter delay unusable after each switch while the filter settles. 
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Using multi-plexed inputs breaks the channel coherency of the instnunent because inputs can not 
be sampled simultaneously. However, this may not be a problem if high-speed ADCs are used 
and all channels can be sampled within a time shorter than the overall instmment accuracy, or if 
chalIDel coherency can be effectively re-established by interpolating the data to create time-stamps 
between samples. 
4.3 Input Stage 
The input stage of general-purpose instmments needs to accommodate a wide range of source 
signal types. This is less important for more specific or fixed installations. 
The design of the analog front-end and the ADC stage itself is critical with respect to the level of 
environmental noise resistance. Any design faults here reduce the effective ADC width when the 
lowest order bits of the ADC fall below the noise floor. This is also especially significant for the 
connection from the signal source to the ADC input. Appropriate shielding is necessary, especially 
in a noisy switch yard environment. 
The range of input voltage of any instrumentation system is generally fL'{ed, and tends to be in the 
order of ±l V to ±10 V for commercially available data acquisition systems. 
In power systems, voltage transformers (VT) typically are designed to output SO V or 11 0 V at 
nominal system voltage. Current transformers (CT) are typically designed to output 0.5 A, 1 A, or 
5 A at nominal maximum system current. Their output voltage is therefore also dependent on the 
load. The total VA burden applied to the CT must not exceed its design rating. Care must be taken 
to ensure that the CT secondary circuit is never open-circuited, and similarly a VT'S secondary 
circuit is never short-circuited. It is expedient to not modify the CT circuit for measurements and 
to measure the voltage across the existing load instead. 
The large voltage range which has to be accommodated has two consequences: external voltage 
dividers / pre-scalers have to be used with industry-standard data acquisition equipment, and 
appropriate isolation to mains voltage standard must be provided, in accordance with respective 
safety regulations. 
There is usually no noise problem with VTS because of the high signal level. The possible exception 
are measurements for fault location, where the fault is close to the measurement point. However, 
if the measurement location is typically in a substation or switch yard, any nearby fault should 
not be difficult to find without instrumentation. 
Automatic gain adjustment (auto-ranging) can increase the effective dynamic range of the ADC, 
but has the follOwing disadvantages: 
1. The Switching is not instantaneous, therefore some period of time is not captured and badly 
distorted and/or lost. The saIllple time stamping needs to be able to cope with this. The 
main factor of the switching delay is the reaction time of the software. 
If transient capture is a part of the system's objectives, switching must be implemented in a 
way that does not interfere significantly with the transient waveform. 
2. If suitable solid state switches can be sourced, the input range needs to be switched in sync 
with the sampling. 
3. The analog circuitry required to implement this introduces further distortions and needs 
careful shielding to minimise the pickup of environmental noise. 
4. Adjustable input ratios are not usually provided with commercially available ADC cards, or 
at least not with the desirable scale factors. If a power monitoring system can be otherwise 
implemented completely with commercially available components as outlined in chapter 11, 
adding a pre-scaler as custom-built hardware adds difficulties to the design. 
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Commercial systems are specifled with respect to their performance for connected at their 
inputs. It can not be assumed that the signal at this point is a correct representation of the quan-
tity to be measured, because the transfer characteristics of the sensor (transducer, current probe, 
etc.) must be taken into account. If these characteristics are known, they can be compensated for 
by the data processing software. For the most accurate measurements, the characteristics should 
therefore be obtained. If saturation is reached, compensation is not possible. The characteristics 
of CTS and VTS have been optimised for power system frequency. The output of harmonic fre-
quency signals will suffer some degredation in both amplitude and phase. A system which is able 
to auto-correct for sensor characteristics, or is able to at least establish the sensor characteristics 
automatically with simple manual interaction, is user-friendly. However, while this may work well 
for, e.g. current clips, the scope for characterising CTS or VTS already in service is more limited. 
The signal at the ADC stage must be limited in frequency to t'l--vice the sampling frequency, or the 
digital representation of the signal will be inaccurate. If this condition is not implicitly met by the 
characteristics of the source signal, a suitable low-pass filter must be used. The amplitude and 
phase error of such a filter directly adds to the system's total error. Because this filter's response 
is well-known, its effect can be compensated for in harmonic analysis. 
4.4 Sampling and Sample Clock Generation 
Two of the key parameters of any data acquisition system are the sampling rate (frequency) and 
the effective size of each sample when digitised (bits). The minimum sampling rate depends on the 
highest order harmonic that is considered to be of interest, and the of accuracy to which 
the harmonic phase information is desired. The relationship between rate, ADC width, 
and obtainable harmonic phase is examined in chapter 10. 
To recover harmonic magnitudes, the minimum sampling rate is n-vice the frequency of the highest-
order harmonic to be recovered, e.g. 5kHz for the 50th harmonic of a 50Hz system. In practice, 
choosing a slightly higher value would avoid any marginal error. For 60 Hz electricity supply 
systems, frequencies need to be multiplied by 1.2. Sampling rates in this range are sufficient to 
calculate total harmonic distortions (THD). 
With oversampling, the of any analog low-pass anti-aliasing filter for the ADC input is sim-
plified. The main advantage is that oversampling, in connection with a digital FIR (finite impulse 
response) filter, reduces quantisation noise introduced by the ADC. A rate of oversampling 
has the potential to increase the effective ADC resolution (number of bits), but also increases the 
bandwidth and FIR filter computational needs. 8x oversampling (40 kHz) should not present great 
difficulties in terms of additional computational requirements for the FIR filter at these compara-
tively low sampling frequencies. 
ADC widths of 12 bits are widely available. Widths of 8 bits are common for very high sampling 
rates in the megahertz range, these high rates offer no advantage for power quality instrumen-
tation. Widths of 16 bits are also commonly available. Widths in excess of 16 bits are relatively 
uncommon because noise interference problems become difficult to control, and are not likely to 
be cost effective. 12 bits provides a good compromise, while 16 bits will satisfy the most stringent 
requirements (see chapter 10). 
The digital signal processing computational requirements are unaffected by the ADC width, be-
cause the minimum data type which can be handled is 4 bytes (type "single" in the C programming 
language), assuming the calculations are performed in floating point format. It would be possible 
to perform calculations with sufficient accuracy with integer arithmetic only. A 16 bit arithmetic 
would be sufficient for 8 bit ADCs, however 12 bit ADCs would require a 32 bit arithmetic. The 
relatively small advantage in execution speed of integer over floating point numbers in modern 
processors needs to be weighed against the time and effort of having to software engineer all 
computations (including DFTs) in il1TaITtxf' 
A certain amount of control over the sampling clock generation is desirable. Commercial systems 
always allow programming of the sample rate directly, based on a crystal oscillator. Supplying 
30 CHAPTER';. SYSTEM REQUIREMENTS FOR POWER QUALlT\r INSTRUMENTA110N 
~-~ ...................... --~--..... . 
the sampling clock externally is also a standard feature. The latter is necessitated the need to 
sample at identical frequencies across a number of channels, as well as by with a known 
phase relationship across channels. 'This becomes an issue as soon as channels are spread over 
more than one data acquisition printed circuit card. 
For some applications, it is important that the sampling clock skew between channels is kept to 
a minimum. This includes applications for harmonic state estimation or hannonic power flow, 
where accurate harmonic phase information must be obtained. It is also important for transient 
analysis. Using one of the ADC cards to generate the sampling clock, and supplying this as external 
signal to the other is a standard feature of commercial ADC cards and solves this part of the 
clock skew problem. Clock skew is also created by multi-channel ADC cards which are multiplexed. 
These cards sample all channels sequentially. The clock skew introduced by multiplexing may 
however be deemed negligible if the total time taken to sample all channels is much smaller than 
the sampling period. If this is not the case, one ADC per channel should be opted for. 
Certain types of ADC a sample-and-hold (S&H) circuit before the ADC input which stores 
the present voltage level for the duration of the conversion. This prevents a corruption of the 
digitised value with signals. Manufacturing imperfections in this circuit introduce 
errors into the measurement. Because S&H-circuits are generally integrated into the ADC converter 
chip, their error contribution is specified as part of the ADC's error specification. 
Of interest for electricity supply applications, which usually involve the computation of Fourier 
transforms, is the feature to specify a sampling rate which is a multiple of the fundamental fre-
quency. This eliminates rectangular Y\indowing issues with the FFT calculation, and simplifies 
software design and needs .. Sampling clock generation is therefore characterised by: 
1. Samples per second 
2. Sampling per an externally supplied clock signal 
3. Samples per mains cycle 
Sampling at a mUltiple of the fundamental frequency can be achieved by continually changing the 
programmed sample rate, if the actual mains frequency is known to the data acquisition system. 
However, the resolution with which the sampling rate can be programmed will need to be consid-
ered. It has to be decided whether it would be sufficient if the sampling rate could e.g. only be set 
in terms of whole samples per second. 
Flexibility in when the system is operational or stopped is discussed with other software aspects 
in section 4.6. 
4.5 Time Stamping 
Time stamping, or time tagging, of sample data is of much interest. Two cases have to be dis-
tinguished: and distributed measurements. If a single instrument with a number of 
channels is involved, coherency is generally inherent if the input chamlels are not multiplexed. 
The resolution of the time stamping is as provided by the system, and the accuracy is largely 
irrelevant because all samples can be related to each other. The situation is similar for multiple 
systems at the same site if they share a common sampling clock. One system is the time master for 
the others. The characteristics of the time transfer from the master system can not be neglected if 
the delay of the time transfer introduces an unacceptably high clock skew, but accuracy remains 
irrelevant. 
For a distributed measurement setup, all systems need to be synchronised. For the purpose of 
comparing data between these systems, it is sufficient to synchronise all involved systems vvith 
each other. This is internal synchronisation. A relationship of system time to "outside" time 
is onJy needed for comparison with data obtained elsewhere, if this is of interest. However, a 
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time transfer from a master system to all the other systems is not practical or economic. The 
only practical solution is to synchronise all systems to an external time source. This is external 
synchronisation. The accuracy of this synchronisation to an external source, and therefore the 
accuracy of the time directly limits the resolution to which sample data from different 
measurement locations can be compared. If different data acquisition systems use different ex-
ternal time sources, the error between the external sources has a direct influence. For example, in 
case of the GPS, synchronisation is better if receivers are tracking the same satelUte. 
The accuracy of the sample time stamping translates into a limit for the to which harmonic 
phases can be compared. 4.1 re1ates the harmonic order and the time which correlates to· 
a given fraction (angle) of that harmonic. For example, 25 0 of the 14th harmonic correlates to 
100 lIS, whereas 10 of the 50th harmonic correlates to approximately IllS. The only practical and 
economic way to achieve a timing accuracy to this level is by utilising satellite time receivers. 
Flexibility is increased if time stamping remains functional in the absence of a signal from the ex-
ternal time source, although a reduced accuracy should be permissible. In practice, the additional 
error may increase with the duration of the time reference having been unavailable. 
Time stamping of external events should be performed with the same accuracy as the time stamp-
ing of sample data. The standard lEe 61850 [64J defines 5 different accuracy classes from 1 ms to 
IllS (see sections 5.3.4 and 3.5). 
4.6 Software 
Individual analysis of particular sample data can be performed with general-purpose mathematical 
software like Matlab (a large range of such tools exists, e.g. Octave2 or Scilab3), but this is not 
suited for permanent unsupervised operation, or generating any kind of alerts. A higher level of 
automation is desirable. Possible functional requirements for the software therefore are: 
2http://www.octave.org/ 
3http://www.scilab.org/ 
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1. Control of the beginning and end of sampling, both manual and automatic. A list of times 
when sampling starts and stops should be configurable, and this should include the possi-
bility of repetition (e.g. every N seconds, hours, days or weeks). Activation or deactivation of 
sampling by an external signal may be required, especially for interaction with other equip-
ment. 
2. Methods of sample data processing. The instrument should be pre-loaded with a range of 
commonly-used filter and power quality analysis functions, including e.g. total harmonic 
distortion, flicker, dips and sags. 
3. The ability to set thresholds and generate trigger conditions. Power quality parameters 
should be calculated according to applicable industry standards, and cause a trigger con-
dition when preset thresholds are exceeded. 
This may require additional hardware or software interfaces to other equipment. 
4. The ability to complement the existing built-in data processing functions by user-supplied 
functions, to allow for tailoring to specific conditions and problems. The user should only 
be concerned with programming the function itself, all other programming aspects should 
be of no concern. 
5. The ability to configure storage of processed data for the short and long term, and to specify 
which data should be stored at all. It should be possible to specify a maximum storage size 
per result type, so that when this is reached, the oldest data is deleted first. Data which has 
not been downloaded by then and archived, whether this is automated or not, would be lost 
permanently. 
This should be organised in levels, comprising different time spans and levels of detail. 
6. Compensation for sensor characteristics. For accurate measurements, it is necessary to com-
pensate for the characteristics of transducers and probes. If this is desired, the system 
software needs to be able to deal with transfer characteristics supplied by the user in some 
suitable format. 
7. Storage of time-domain data. If the ability to re-process the sample data at a later time is re-
quired, the sample data needs to be stored. Simplification of post-processing and reduction 
of data volume can be achieved by storing the data after it has passed noise and anti-aliasing 
filtering and sensor charateristic compensation (item 6). To limit resource requirements, a 
maximum duration for which time-domain data can be stored by the system per a certain 
interval should be specified. 
8. Storage of data for a configurable time preceeding and following a trigger condition. Storage 
can be arranged in a similar way to that described in item 5. Whether the storage of time-
domain data (item 7) is also needed has to be decided. As the storage of this data as a result 
of a trigger condition could mean an increased importance for this data, storage of this data 
in a separate area may be advantageous. 
This particular function is important and has large documentary and evidential value in case 
of serious faults like blackouts, when the cause needs to be established. Information about 
the state of the distribution network before the event is essential. 
9. Remote control all the functions listed here via data network. TCP/IP is universally used for 
this and therefore guarantees interoperability with LANs. 
10. Data reduction, as a general principle. It is impossible for anyone to work through the 
massive amounts of data which can be generated. Software must be capable of allowing the 
user to specify which information is important and which should be discarded. 
11. Determination of mains frequency for controlling the sampling, replacing any equivalent 
hardware solution. 
12. Encryption for control and data commmncation. TIns is important over shared networks to 
prevent unauthorised control of the instrument. 
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13. Well-designed user interfaces, to aid efficient work flow and reduce accidental misconfigura-
tions. This is also true for control elements of the hardware. 
14. Script ability of the controls and data storage allows a high-level programmable access to the 
instrument and an integration into multi-instrument configurations. It also allows automated 
configuring. 
Apart from functional requirements of the software, general aspects of development, implementa-
tion and support need to be considered. Multi-tasking capabilities aid in modularising the software 
and are a standard feature. 
The choice of operating system (OS) has long-term implications. Aspects which need to be consid-
ered include long-term availability and support, and to what extent real-time features are required. 
Availability should not become a problem with any supplier with a large market share, and is im-
plicit with open source software. Support by the supplier is not needed if support from third 
parties is available as well or instead. The ability to hire skilled staff should be considered. The 
more specialised the operating system, the more difficult this becomes. 
If a real-time operating system for embedded systems is used, speCialised tools are needed for 
development, and the total development time is likely to be longer, resulting in a higher cost. 
Average throughput can be relatively low. Using a general-purpose operating system results in a 
large number of low-cost development tools, and the software can for the most part be tested on 
any Pc. A large amount of software is readily available and may be incorporated into the design 
(license issues permitting). A middle way between real-time and general purpose is a general 
purpose operating systems with a real-time core. 
The portability of software to different platforms is an advantage in heterogenous environments, 
especially when hosts are networked. When designing data storage formats, the compatibility 
of binary data with and little-endian processors is key to successful data interchange. 
Data exchange in text format such as :x:JVIL has become popular for this reason, but the associated 
overheads (increased size and conversion time) have to be allowed for. 
For the archiving of processed data a data base can be used, allowing for convenient access to 
past information. This adds a piece of complex software to the system, and another cost factor 
(unless a free data base is used). Equivalent functionality can probably be obtained by organising 
the storage of files in a specified way. 
An instrument of this complexity calls for a large amount of user documentation. This also applies 
to any custom-made hardware, and the system as a whole. 
4.7 Designing eustOn1 Hardware 
Designing custom hardware should be avoided whenever possible, but becomes necessary when 
standard hardware is not available. The decision involves making tradeoffs between development 
time, cost and functionality. 
It is more economic to design custom hardware to connect to an established interface or bus 
system. The interface should be chosen carefully because it will have long-term implications for 
future developments. Open bus systems which are supported by more than one manufacturer are 
preferable, this is true for both the hardware and the software nmning on that hardware. 
Ideally, a platform for development of custom hardware would fulfil the following requirements: 
1. be supported by mUltiple vendors 
2. have sensibly-controlled specifications 
3. have a sufficient throughput for processing, storage, and downloading of data 
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4. have multi-master capabilities 
5. offer a minimum card size for user hardware 
6. offer a sufficient munber of slots 
7. allow a means to carry user-defined signals between user-designed cards 
8. be maintainable (also true for software) 
Any method of transferring time from one card to another through hardware would require some 
sort of bus system. It is possible to wire ribbon cables along the front panels, or through the 
rack on the inside after solving the problem of inserting the cards with the cable attached, but 
this is rather messy. A convenient and tidy way of interconnecting cards is to use backplanes. 
For this land of purpose, the MultibusII provides an abundance of free lines. Free lines are also 
provided by VME and PXI. For a compact PeI system, 64 bit versions exist; using only 32 bit cards, 
the remaining lines on the backplane can be otherwise occupied (with suitable connector keying 
and/or pinout choice to prevent accidental damage). 
If time stamping is implemented with the use of hardware counters, the full width of the counter 
can be transferred via a bus to the ADC cards. Alternatively, if only a few bus lines are available, 
the cmmter can be duplicated on the ADC cards, requiring only a clock and a reset line to be 
transferred by some means. 
It is useful for development, production testing, and in the field if some basic means are provided 
which can quickly and easily verify the functionality of the hardware. 
chapter 
System Requirements Specification 
Template 
5 
System requirements for power quality monitoring have been discussed in detail in chapter 4. 
This chapter comprehensively summarises the points that are raised there, for use as a conve-
nient checklist. It provides a template for the system requirements of a power quality 
instrumentation system, and is intended to assist those who are dra~1ng up a specification for 
such a system. 
The checklist begins with an overview of the purpose and use of such a system, followed by a list 
of issues which affect overall system design. These issues are followed by requirements for data 
acquisition, processing and storage. Communications between parts of the system are considered 
next, and then options for operator interaction with the system. Then environmental consid-
erations are listed, and final1y, issues associated with design and maintenance of the proposed 
system's software and hardware. 
5.1 System Overview 
A data acquisition system for power quality monitoring typically performs some or all of the 
following functions: 
• Calculation of power quality parameters, e.g. total harmonic distortion 
• Determination of harmonic power flows 
• Accurate time stamping of data for distributed measurements 
• Fault location 
• Response to line faults 
• Analysis of transients 
• Continuous resp. permanent operation ~1thout supervision 
A data acquisition system capable of performing the above ftmctions consists of the following 
stages: 
sensor -+ ADC --> processing -+ storage <--+ analysis 
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The sensor stage comprises any equipment which provides signals to be measured, e.g. CTS and 
VTS, or current or probes. The ADC stage may also include a pre-scaler which adapts the 
input range of the ADC to the range of the sensor, possibly with auto-ranging capability, and a 
signal conditioning filter. The ADC itself converts the analog signal into a digital ,.."y,,..,,,,,, 
and for reasons of noise immunity should be located close to the signal sources. The location of 
the ADC stage is likely to have a large influence on overall system layout. 
The processing stage performs further digital filtering, and performs the bull< of the computations 
on the acquired data. Information that is deemed to be of interest to the user is kept, the rest is 
discarded, reducing data rates significantly. Data of interest is stored, and can be analysed further 
as required. This can happen immediately or at a later time. 
Time stamping of sample data is performed at the ADC or processing stage, on re-
quirements. For the most stringent applications, a time stamping accuracy of IllS or better can be 
implemented. Interfaces to external time sources, e.g. network time servers or GPS are 
provided. 
For distributed measurements, multiple instruments can be linked together and controlled from a 
central location. 
5.2 System Configuration Considerations 
This section provides an overview of the aspects that have the greatest effect on overall system 
design. Details on,parts of the system ·are given in later sections. 
5.2.1 System Complexity 
The system configuration can be broadly divided into three classes as described below. The 
specification should identify the appropriate applicable class. 
1. Measuring a 3-phase system at a single site (.J\.J. 
(a) Typically 3-8 input channels. 
(b) Time accuracy requirements are low. 
(c) Precision requirements are relatively low. 
(d) of coherency between channels depend on application. Harmonic 
comparisons require much higher coherency. 
2. Measuring HlLUUj,HI:: 3-phase systems at a single site ('B). 
(a) Tens of input channels. 
(b) Time accuracy requirements are low. 
(c) Precision requirements are relatively low. 
(d) Requirements of coherency between channels depend on application. Harmonic phase 
comparisons require much higher coherency. 
(e) If pOSSible, all channels in one instrument enclosure; otherwise, common distributed 
sampling clock for high degree of coherency. 
3. Measuring at more than one site, one or more 3-phase systems at each site (C). 
This assmnes data from mUltiple sites is to be compared; if not, cases (.J\.) and ('B) above 
apply. 
or tens, of input chmmels at each site. (a) Typically 
(b) Time 
ment. 
LLUU!-"UEo accuracy requirements are high, and must exceed the coherency require-
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5.2.2 Duration of Measurements 
The instrumentation system may be required to carry out measurements in one or more of the 
following modes of operation, with their specific key characteristics: 
1. Short-term 
(a) Portable 
(b) lightweight 
(c) Versatile, conftgurable for different applications 
(d) Bicmery life 
(e) Networking for remote control 
2. Permanent 
(a) Fixed installation - rack or wall mountable 
(b) Durable 
(c) Mains power supply 
(d) Battery backup for temporary power failures 
(e) Networking for remote control and data transfer 
3. Continuous 
(a) Continuous processing to reduce data quantity 
(b) Sufficient data storage for the quantity following processing 
(c) Data transfer 
(d) Networking for remote control and data transfer 
(e) Versatile, configurable for different applications 
(f) Mains power supply or battery 
5.2.3 Electromagnetic Environment Considerations 
Minimising impact of electrically noisy environment by placing ADes within a few metres of 
signal source is a prime consideration. One or more of the following physical configurations 
may be relevant: 
1. All ADCs in one instrument enclosure if sources close enough. 
2. ADCs in multiple enclosures if sources too far apart. Requires: 
(a) Distributed "alHI"'H15 clock 
(b) Networking of ADCs and central computer(s) 
3. Connection of ADC units to control/processing unit 
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5.2.4 Communications 
Depending on the system and physical configurations adopted, the communication media and 
protocols between the constituent units must be appropriately chosen. Analog signal transmis-
sion should be carefully screened and kept to a minimum. 
1. JUH .. H'<W'F> of analog lines 
2. Electrical isolation of all interconnection cables 
(a) Fibre-optic 
(b) Isolation transformers 
3. protocol and medium, and bandwidth for data and control 
(a) Within a single site: Ethernet (100M or 1G) 
(b) Between sites: PPP over modem and telephone lines, ADSL, ISDN, frame relay, etc. 
5.2.5 Separation of the Main Data Processing Unit from ADC Stage 
Factors which need to be considered when performing the main data processing e.g. in the 
control room with readily available electricity supply and off-the-shelf computers, while keeping 
the ADC units close to the signal sources, include: 
L Amount and type of pre-processing on ADC units 
(a) Analog filtering 
(b) 
(c) for non-linearities introduced by analog or digital filtering 
(d) for transfer characteristics of the particular sensor! signal source con-
nected to each channel. (This may not be possible with limited amounts of digital 
HIU:J.1i.l;; by the ADC units.) 
2. Time at ADC (more accurate) or central computer 
3. Networking bandwidth between ADCs and site-central computer(s) 
(approx. 10-15 kbytes!s! channel are required vvithout oversampling) 
5.2.6 Hardware vs. Software Implementations 
A number of tradeoffs exist between implementation of functionality in hardware or in soft-
ware. 
L ADC vvidth increases resolution and dynamic range 
2. oversampling factor increases resolution, and simplifies analog low-pass filter design 
3. transform length increases resolution 
4. rate increases computational requirements 
5. Higher sampling rate requires more network bandwidth for data transfer to main processing 
unit 
6. For mains-synchronised sampling, deriving the fundamental frequency from the sample data 
requires some computations but dispenses with the mains reference signal (and associated 
interface! isolation etc. costs) 
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5.2.7 Power Supply 
The sources of electrical energy for the instrumentation system will be dependent on the partic-
ular application and situation on site, and include the following: 
1. Mains supply 
(a) Availability on site 
(b) Galvanic isolation 
(c) Filtered for transients, to a sufficient level for reliable system operation 
(d) UPS, to cover dropouts sufficiently for reliable system operation 
2. Batteries 
(a) Backup for temporary mains failure 
(b) May be for remote locations 
(c) May be ,",£>"11;1",rl if floating system at high potential 
(d) Must last 
(e) Charging 
enough for longest measurement 
(f) Weight and volume 
3. Solar panel(s) 
(a) Space requirements 
(b) Power output 
(c) Battery backup 
5.2.8 Development Constraints 
Trade-offs between development time, cost, achievable functionality, and commercially avail-
able functionality need to be made. For example, off-the-shelf ADe card with custom-made 
pre-scaler vs. custom-made ADe with integrated pre-scaler. 
1. Time 
2. Budget 
3. Quantity of units 
4. Off-the-shelf components or custom-designed hardware. 
5. Software or hardware solutions for specific aspects 
(a) Hardware gives absolute limit on data acquired 
(b) Software determines available methods of analysis 
(c) Software can increase flexibility 
(d) Software has no per-unit cost, but a high cost of production 
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5.2.9 Compliance With Relevant Standards 
Some standards are mandatory; others are only required if the system is to be sold, or used 
in certain conditions. Standards vary between countries, giving a comprehensive list here is 
impractical. Standards in these areas need to be considered: 
L Safety (electMcal, other) 
2. Electrical interfaces, for interoperability 
3. Data exchange and storage, for interoperability 
4. Accuracy (measurement, time stamping) 
5. Implemented functionality 
6. Environmental protection (e.g. lEC 60529 class IP20, or IP64) 
7. 
8. 
V>LlU5,W::lIL interference 
VH,""/;,W .. LR. compatibility (e.g. IEC61000 / EN61000) 
9. Casing / enclosures, where applicable 
5.2.10 Syst~m Calibration 
The error introduced by the sensor can be several times larger than the error of the instrument. 
A system which is able to include the error of the overall measurement process, including sen-
sor, in its reported output is easier and faster to use. This may require additional hardware 
components: 
L Automatic calibration, excluding sensor(s) 
2. Automatic calibration, including sensor(s) 
3. Manual sensor calibration 
4. Suitable signal generator to use \'vith calibration provided by the instrument 
5.2.11 Overall Volume and Weight 
Overall system volume and weight affects deployability, and is itself affected by environmental 
(moisture, temperature, dust) and electrical requirements. 
5.2.12 Reliability 
The intended application, and the potential amount of damage in case of system failure, dictates 
the required overall level of system reliability, which is a function of the reliabilities of: 
L Hardware design 
2. Components 
3. Manufacturing 
4. Operating system software 
5. Application software 
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5.2.13 Hardware Resources 
Sufficient hardware resources need to be provided for: 
1. Data processing and storage as per section 5.4 
2. Data download from the instrument such that continuous instrument function is not affected 
3. Time stamping and sample clock generation (this is dependent on their implementations) 
4. Time domain data handling as per section 5.4.5 item 8 
5.3 Data Acquisition Modules 
This section lists the issues that must be considered for the data acquisition stage of the analysis 
system, including the nature of the sample input, analog-to-digital converter design, sampling 
approaches and time stamping of sample data. 
5.3.1 Input Stage 
The input stage is the interface to the signal sources, and must match the characteristics of the 
source. Compensation for the characteristics of particular transducers can be performed with 
software, refer section 5.4.6. 
1. Accommodation of a wide range of signal source types 
(a) Standard transducers 
(b) Specialised voltage and current transducers 
2. Input voltage range 
(a) Sources: lOOmV to lOOOV 
(b) Commercial ADC cards: typically lOV 
(c) Voltage dividers required? 
(d) Voltage dividers integrated into acquisition module, or in their own separate enclosure 
3. Auto-ranging, if disadvantages are acceptable (delay before range changes, problematic with 
transients, adds to noise level, adds design complexity in both hardware and software) 
4. Low-pass filter, if necessary 
5. Electrical safety: signal lines may have to be isolated 
6. Determining frequency of distribution line/feeder/system 
42 CHAPTER 5. SYSTEM REQUIREMENTS SPECIfICATION TEMPLATE 
5.3.2 Analog-to-Digital Converters 
The analog-to-digital converter is the key component of every data acquisition system, and to-
gether with oversampling factor, sampling rate, and digital filter and transform characteristics 
largely determines the corner points of the instrumentation system. (Refer to chapter 10 for the 
details of the relationships between these factors.) 
1. ADC width; typically 8, 12, or 16 bits 
(a) Required width depends on required accuracy of phase recovery, sampling rate and 
oversampling 
(b) Doubling ADC width halves quantisation noise 
2. ADC type 
(a) Successive approximation 
(b) Parallel (faster than needed?) 
(c) Sigma-delta (difficult for time stamping) 
3. Sampling rate 
(a) For harmonic analysis, minimum is 2x frequency of highest-order harmonic to be re-
covered 
(b) For transient analysis, depends on desired temporal resolution 
(c) Quantisation noise reduces with increasing FFT length 
(d) Oversampling factor; reduces quantisation noise 
5.3.3 Sampling 
To support a wide range of applications, it is desirable to have flexibility in configuration of 
sampling, including: 
1. Sampling control. Desirable choices may include: 
(a) Setting number of samples per second 
(b) Setting number of samples per period of an externally supplied reference signal 
(c) Setting number of samples per mains cycle (to remove windowing issues in FFT) 
(d) Continuous sampling 
(e) Periodic sampling 
(f) Sampling start/stop automatically triggered by events 
(g) Manual start/stop 
(h) Delayed start/stop 
(i) Remote configuration and sampling start/stop 
2. Determining mains frequency 
(a) For example by determining the cycle time of a mains-derived signal connected to a 
suitable interrupt with a low-pass filter 
(b) At each ADC unit or centrally if channels are operated with a high level of galvanic 
isolation 
(c) By computation from the sample data 
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Harmonic order vs sampling accuracy for a given harmonic phase resolution 
100 10 
Sampling accuracy (microseconds) 
Figure 5.1: The maximum harmonic order which can be resolved with a given timing ac-
curacy and phase angle resolution. This graph is based on a 50 Hz system. For a 60 Hz 
system, divide the harmonic order by 1.2. 
3. Oversampling 
(a) Basic noise filter 
(b) Anti-alias filter 
4. Sample clock source 
(a) Master sampling clock on one ADC card (for single instruments) 
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(b) External (for multiple instruments and single instnllnents if channels are on multiple 
cards) 
(c) For mUltiple sites, synchronisation to satellite time CH):,UQ.l" (e.g. GPs) 
5. Sampling skew between channels (needs to be minimal for harmonic phase and transient 
analysis). To consider: 
(a) MUltiplexing: only if all channels are sampled in « sampling period; otherwise 1 ADC 
per channel 
(b) For external docks, symmetric sample clock transfer to each ADC (e.g. identical cable 
lengths) 
5.3.4 Time Stamping 
The performance of the time stamping is the key factor for distributed measurements. A suitable 
means needs to be chosen for supplying a reference time (e.g. UTe) to the system. 
1. Time stamping accuracy required for harmonic phase recovery 
(a) For a single instrument, coherency between channels should be implicit in the design. 
Accuracy is not the relevant factor (unless data is compared with other data not ob-
tained by this instrument). 
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(b) For multiple instruments at a single or multiple sites, accuracy of time stamping is 
directly related to the limit of harmonic order and phase angle (refer to figure 5.1). 
(c) Accuracy class of time stamping according to IEC 61850 part 5 [64]: 
1'1 ±1 ms 
1'2 ±10011S 
1'3 ±2511S 
1'4 ±411S 
1'5 ±l11S 
2. Time stamping accuracy required for other applications 
(a) Fault location accuracy (specified in metres) is related to time stamping accuracy 
3. Source of reference time 
(a) External time receiver connected to the instrument (e.g. GPs) 
Possible connections required: RS-232C, pUlse-per-second, power supply 
(b) Integrated time receiver 
Possible connections required: antenna 
(c) External precision time source connected to the instrument (unlikely to be cost-effective) 
4. If the reference time source becomes unavailable, the system should remain functional at 
reduced accuracy for a certain time 
5. Capturing and time stamping of events 
5.3.5 General-Purpose Digital Inputs and Outputs 
Digital inputs and outputs can be used for controlling or interfacing to other equipment, or to 
provide a simple user interface (system status, etc.) at the instrument itself. These are specified 
by: 
1. Number of inputs and outputs 
2. Electrical isolation 
3. Maximum clock speed 
5.3.6 Shielding / EMC 
The shielding of the ADC units against relatively high levels of electromagnetic interference 
should meet these minimum standards. 
1. Electromagnetic noise in the environment must not affect the operation of the digital elec-
tronics or degrade analog signals. 
2. To make full use of ADC width, noise level must be below quantisation interval of ADC. 
5.4 Data Processing and Software 
The software requirements of a power quality monitoring system depend on the particular appli-
cation, but should typically implement the functionality listed in this section. 
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5.4.1 CPU 
Required CPU processing power depends on: 
1. Built-in 
2. Support for user-programmed algorithms 
3. Reserves left for future extension of algorithms 
4. Previously-made choices for hardware vs. software implementation of functionality 
5.4.2 Built-in Functions 
The flexibility of a monilOring system increases with the number of analytical functions which 
are implemented. Common functions include: 
1. Anti-alias (low-pass) filter, down-sampling filter 
2. FH (frequency analysis) 
3. THD, dip, sag and other common power quality parameters. These should be imple-
mented according to applicable standards. 
4. Transient detection 
5. Comparison of a number of values with preset thresholds 
5.4.3 User-Definable Functions 
Allowing users to program specialised algorithms increases system flexibility. A suitable mech-
anism to interface the user-supplied part to the system needs to be provided and documented. 
5.4.4 Trigger Conditions 
Thresholds applied to the result of the data processing described above can generate a trigger 
condition or event, causing a certain system action. Possible actions include: 
1. Storage of data before and after the event 
2. Activation of audible or visual indicators, or pop-up windows on a computer screen 
3. Archival '~hh''''h of parameters and data associated with this event 
4. Notification of operators via electronic mail 
5. Generating control commands for other power systems equipment 
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5.4.5 Data Storage 
There are a number of issues associated with storage of the sample and/or processed data. A 
reduction of the data rate for storage is as important as eventual automatic removal of "old" 
data for continuous operation. 
1. Storing processed data selectively 
2. Required storage volume 
3. Storage rate 
4. Storage media: hard disk, flash memory, etc. 
5. Marking of selected data as "important" for long-term storage 
6. Automatic removal of oldest data, unless marked for permanent safe-keeping 
7. Storage of data from a configurable time before and after a trigger condition 
8. Time-domain data e.g. for transients (much higher rate); up to maximum volmne, or up to 
maximum duration followed by minimum pause 
9. Long-term archival storage 
5.4.6 Compensation for Sensor Characteristics 
Obtaining accurate measurement results requires taking into account any sensor non-linearities. 
For ease oruse, sample data can be corrected before display and storage. The instrument's soft-
ware should support: 
1. List or data base of sensor transfer functions which can be called upon 
2. Implementation of more elaborate algorithms for compensation of sensor characteristics 
3. Transfer characteristics that can be linked to any channel 
4. Automatic or semi-automatic calibration of sensor(s) and system 
5.5 Communications 
The level of networking required depends to a large extent on the basic system configuration 
choice made in section 5.2.1, and the desired level of real-time interaction for distributed opera-
tion. This section lists the functions which the data network should be able to perform. 
5.5.1 Remote Management 
The ability to control the instrumentation system remotely via network is a matter of conve-
nience. For large values of "remote", it becomes a necessity. 
1. From control room, for safety reasons, to avoid entering switch yards unnecessarily 
2. From off-site 
3. Manual control of sampling 
4. Troubleshooting of system 
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5.5.2 Interaction With Other Monitoring and Control Equipment 
If the system is to be integrated into a site-wide monitor and control strategy, exchange of 
information between systems from different manufacturers needs to be ensured. 
1. Compliance with standards for power systems information exchange, e.g. lEC 61850 [63,64] 
5.5.3 Control by External Signal 
In connection with other control systems, triggering data recording or data storage by an ex-
ternal signal can be useful for investigating irregular phenomena. 
1. Automatic triggering of sampling 
2. Automatic of storage 
5.5.4 Encryption 
Encryption is mandatory when connections to the instrumentation system go over a public net-
work, i.e. the internet, to prevent unauthorised control of the system. The relevant factors 
are: 
1. Strength of the encryption 
2. Encryption of control streams (mandatory) 
3. Encryption of data streams (can be omitted if the recorded data is not considered to be of a 
sensitive nature) 
4. Additional computational load 
5.6 User Interface 
The user interface determines how the operator interacts with the measuring instmment, and is a 
major aspect of the instmment's usability. It should be as user-friendly as possible. With careful 
selection of default user configuration can be minimised. 
5.6.1 Instrument Controls 
The methods through which operators will interact with the system need to be determined. 
Possible optiOns, which are not mutually excusive, include: 
1. Function-specific buttons 
2. Menu structures 
3. Command-line interface on PC 
4. Graphical interface on PC 
5. Control of entire instrument via scripting 
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5.6.2 Instrument Setup 
User-friendliness of instrument controls is important more so for general-purpose portable in-
struments than those permanently installed. 
1. Channel configuration can be applied to multiple channels 
2. Current setup status can be viewed easily in its entirety 
5.6.3 Display 
Measurement results and the operational status of the instrument need to be presented to the 
operator. Variables to display and the means of displaying them include: 
1. Currently applied settings 
2. Current and past events 
3. Current and past status 
(a) LEDs 
(b) Logging 
4. Currently recorded time + frequency domain values 
5. Troubleshooting information 
(a) LEDs 
(b) Logging 
(c) Data being currently collected 
6. Results in graphical form 
7. Means of display 
(a) LEDs on the instrument 
(b) LCD on the instrument 
(c) Computer monitor (cathode ray or LCD) 
5.6.4 Documentation 
An instrument of this complexity requires a significant amount of documentation. The instru-
ment itself is a mixture between an oscilloscope-type instrument and a computer, which should 
be taken into account by the presentation used for the documentation. 
1. User manual 
2. Quick reference 
3. Online help 
4. Statutory requirements, especially safety warnings 
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5.7 Environmental Considerations 
The level and type of protection against environmental factors determines in which situations the 
instrument can be deployed. 
5.7.1 Physical Environment 
The basic types of physical protection to consider are: 
1. Weather-proofing, e.g. IP64 
2. Ruggedisation 
3. Operating and storage temperature ranges 
5.7.2 Electromagnetic Environment 
Electromagnetic fields in an industrial environment can adversely affect electronic devices. The 
level of shielding of the system's components depends on the environment the system is intended 
to be operated in. 
1. 
(a) Cables from signal source to ADC 
(b) External voltage dividers / pre-scalers 
(c) ADC units 
(d) (Site-) Central control computer 
2. Distance to strong magnetic field sources (currents) 
5.7.3 Galvanic Isolation 
Galvanic isolation of all connections to and from the system allows deployment at floating or 
high potential. It also avoids ground loop problems. 
1. Analog (very difficult) 
2. GPS receiver 
3. Digital I/O event inputs 
4. Distributed sampling clock line 
S. Network (Ethernet), e.g. optical lines 
6. Mains supply 
7. Other connections to the system 
5.7.4 Overvoltage Protection 
Protection against overvoltage of all signal inputs is not essential, but prevents permanent 
damage in case of accidental wiring mistakes. 
1. Overvoltage protection to e.g. 250 V,1C 
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5.8 Maintenance and Design Considerations 
The system should be made as easy as possible to design and maintain without 
tionality. This increases the long-term viability of the system. 
5.8.1 Software 
func· 
Factors which affect the design, development, and maintenance of the system's software in-
clude: 
1. Operating system 
(a) nY\'T.Tl',>'l"Y1 availability 
(b) Availability of fixes and improvements 
(c) Possibility of maintaining system yourself 
(d) general purpose, or general purpose \-v1th real-time core 
(e) Availability of programmers (level of specialisation required) 
(f) Runtime stability 
2. Portability to multiple platforms 
3. Backup ia~.llLliC" 
4. Version control system for designing a system 
5. Use of data base for archiving 
5.8.2 Hardware 
Whether assembling a system from commercially available components or designing from the 
ground up, the following factors regarding the hardware are involved: 
1. Vendor support, preferably multiple vendors 
2. Specification control 
3. Throughput 
4. Multi-master capabilities 
5. Card size for user hardware 
6. Number of slots 
7. Method of ",,,-r"'1n user-defined signals ben-veen user-designed cards (bus system, back-
planes) 
8. Testing and U'-u~,,",""H'" features 
chapter 
CHART III System Design 
6.1 System Components 
which stands for Continuous Harmonic Analysis in Real Time, is a general purpose instru-
mentation system designed for high resolution data acquisition, precise timing, and real time data 
processing and analysis [25,28,148,155,1561. Design of CHART was started because of a need for 
a system for power qUality monitoring, when it was found that existing commercial systems did 
not fulfil the requirements of continuity, real time, and bandwidth that are described in chapters 1 
and 4. A brief overview of CHART is included as an example that fulfils strict accuracy 1'or11111'O_ 
ments, and to give the technical background for the time base described in chapters 7 and 8 and 
the tests described in chapter 9. 
This describes the third implementation of CHART. This re-development was necessitated 
by CHARTII relying on externally sourced proprietary hardware which was discontinued by its 
manufacturer. This version, CHART III, uses a standardised I/O bus, the MIX bus [82,84,89], for 
interfacing the CHART proprietary hardware. CHART III was designed to be suitable for mass pro-
duction, with the intention of turning it into a commercial product. While this commercialisation 
did not occur, several systems were built for sympathetic customers, as pre-production units. A 
user and technical reference manual were produced [11,12]. 
Since CHARTIII was developed, aspects of the design have been superseded by technological ad-
vances, and other aspects could now be designed in a Simpler or more cost-effective way. These 
advances and new opportunities are discussed in chapter 11. 
An overview of CHARTIII is given in figure 6.1, ""ith a block diagram in figure 6.2. They show the 
interconnection of the various parts of CHARTIII that are explained below. 
6.1.1 The Parallel Processing Unit (PPU) 
All data is processed and stored in the Parallel Processing Lnit (Ppu). The Ppu is built out of a 
MultibusII system [68,80,81,83,85-871. The MultibusII is a standard designed by Intel which 
defines a 32-bit bus both electrically and mechcmically. A backplane mounted in a rack is used for 
electrical connection between cards. A 96-pin DIK connector called PI connects each card to the 
backplane. This backplane carries the PSB (Parallel System Bus) of the MultibuslI. A second 96-pin 
DIN connector designated P2 has also been made available for user-defined signals. The use of P2 
in CHART is described in section 6.2.2. 
Mass storage and tape backup devices are connected to the main processor board (HUB) via a SCSI 
bus available on P2 of the processor board. This SCSI bus is not connected to the P2 connector of 
any other board in the rack. 
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CHART III To other 
CHART 
systems 
Multibusll 
Ethernet 
Event sources 
* 
* GPS 
* 
* Fibre Optic Cables 
Figure 6.1: CHARTIII system overview. The MultibusII system shows one mall processor 
card (486/133SE), and two MIX baseboards with three modules each. 
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Figure 6.2: A block diagram and overview of the CHART system. RDCM = remote data 
capture and processing module, MIXBB = MIX baseboard, DAPM = data acquisition and 
processing module, DSM = digital services module, PPU = parallel processing unit, CADU = 
control and display unit. The MIX modules DAPM and DSM are not connected directly to 
the PSB, but are connected via the MIX bus on the MIX baseboards (figure 6.3). 
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~~~~~~~~~~~~~~~~~~~~-
LAN 3 channels 3 channels 
I I I 
DAPM DAPM MIX 
Baseboard 
3 ctlannels 
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DAPM 
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DAPM DAPM 
Figure 6.3: Data flow in the PPU. The HUB is an Intel 486/133SE board, The MIX baseboards 
are Intel 486/020A boards. Hard disk, floppy disk and tape drives are connected to the 
SCSI bus. The PSB (Parallel System Bus) is not connected to the MlX modules (DAPM, DSM) 
because they are connected via the MIX bns. 
53 
The 1:\'\10 custom-designed boards for CHART occupy a slot in the rack but are not logically con-
nected to the PSB. Instead they are interfaced to another card called MIX baseboard. MIX stands 
for Modular Interface eXtension and is an Intel standard for interfacing custom hardware to a 
Multibus II system via a standardised interface. See section 7.2 for further details about the MIX. 
6.1.2 The Remote Data Capturing Module (RDCM) 
The RDCM (Remote Data Capturing Module) converts an analog signal into digital data. It is housed 
in a weatherproof, shielded case. Power can be supplied by connecting the mains, or by integrated 
batteries. A fibre-optic cable connects the RDCM with the PPU. A fibre-optic connection protects 
the signal from strong electromagnetic noise in the environment (e.g. a substation), a situation in 
which CHART was primarily intended to be used in. 
The input stage has variable gain which allows for a large dynamic range of the 
tised. Signals can range from < 1 V for current probes or clips to> 100V for unlT">nro 
to be digi-
The input stage, ADC, and F /0 (fibre-optic) interface are fitted into a separate, shielded box called 
DCM (Data Capturing Module). The DCM can be operated as bench-top unit, power can be supplied 
by any low-voltage transformer. 
The DCM together with a mains voltage transformer, a set of batteries, and a weatherproof case 
make up the RDCM. Photographs of the DCM and RDCM are shown on page 251. 
Each DCM/RDCM occupies one channel of the processing unit. In each DCM contains 
only one ADC. It would be possible to build DCMS with a differing number of ADCs, as well as 
other speeds and precisions. 
6.1.3 The Data Acquisition and Processing Module (DAPM) 
CUARTIII's DAPM (Data Acquisition and Processing Module) is a custom designed board which is 
plugged into the parallel processing unit (section 6.1.1). It provides three independent channels for 
processing data captured by OCMS. Each channel is equipped with a fast digital processor. 
Data is collected and simultaneollsly analysed by the DAPMS, which reduces the amount of data 
produced. The data can then be transferred to and stored on the hard disk, which was generously-
sized by the standards of the time. The DAPM was designed so that programs for analysing the 
sampled data could be loaded into the DAPM at any time, thus allowing for an arbitrary number 
of different ways of data analysis, Programs for harmonic analysis were completed. Users or 
54 CHAPTER 6. CHART III SYSTEM DESIGN 
customers 'who have the development tools for the DSP available would be able to program their 
own data analysis software. 
A photograph of the DAPM is on page 252 in appendix H. 
6.1.4 The Digital Services Module (DsM) 
The DSM (Digital Services Module) is a custom designed board which is plugged into the Ppu 
(section 6.1.1) in a similar manner to the DAPM. The DSM maintains a precision time, generates a 
system-wide sampling clock, and provides amdliary digital I/O lines. Systems with multiple DSMS 
are possible, but care has to be taken - see section 7.9. The design of the DSM is described in detail 
in the next chapter, and improvements to the DSM are given in chapter 8. This section provides a 
summary. Similar information can be fOLmd in the CHART documentation [103,105]. 
The global positioning system, which is explained in section 2.2.1, is used as basic time reference 
by the DSM. A GPS receiver is connected to the DSM via a special cable that interfaces the brand-
specific details of the receiver to the interface of the DSM. The GPS receiver used by CHARTIII itself 
needs an antenna for its operation. 
The DSM is able to generate a sample clock which is synchronised to the frequency of the mains. 
For this a reference to the mains is required and can be provided via a low-voltage transformer 
and a connector on the front panel. The clock is generated by a circuit in the DSM called Sample 
Rate Multiplier (SRM). 
Both external evepts and the internally generated sample clock can be time stamped with the 
accuracy of the precise time reference maintained by the DSM. Up to three external event sources 
can be connected to each DSM via a fibre-optic interface, or via the parallel I/O interface. An event 
source can be anything generating a pulse. The term "event" is used for any signal fed into the 
event capture charmels of the DSM. The event is said to have occurred at the time of the signal 
edge. The event capture channels are bi-directional, data can be sent from the DSM to the event 
sources. This is useful e.g. to set up parameters in the event sources. 
A number of digital I/O lines are available to the user via the PARIO (parallel I/O) interface. The 
interface is located on the DSM front panel, and can be controlled by the DSM firmware. The event 
capture channels can also be accessed via the PARIO interface, which does not require any optical 
hardware. 
Photographs of tbe DSM are on pages 249 and 250 in appendix H. 
6.1.5 The Control and Display Unit (CADU) 
The CADU (Control And Display Unit) is the user interface of CHART. It is connected to the Ppu via 
Ethernet. DAPMS and DSMS can be started, stopped, and programs can be uploaded to them. All 
DSM parameters are set up via the CADU. Stored, analysed sample data can be retrieved from the 
PPU and displayed. Time recovery results and the measured mains frequency from the DSM can 
also be displayed. 
A photograph showing the time and mains frequency display together with some harmonics dis-
plays is appendix H. No further information on the CADU is given hecause the focus of this thesis 
is on the design of the DSM. 
6.2 System Integration Aspects 
Before the work on the DSM was started, the Multihus II architecture! had been chosen as the 
platform for CHART. The bus system is an open standard, although this is not totally true for the 
I Multibus II is no longer in common use 
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MIX bus which is used in CHART III as local bus for interfacing the proprietary CHART hardware. 
The constraint on the Multibus II ardtitechlre is that Intel has retained the manufachlring 
for the Multibus II MIX baseboards, but allows any vendor to manufacture the plug-on MIX 
modules. The MIX standard is completely published, for both the baseboards and the modules [89]. 
The system used on the DSM is iRMX from InteL The decision to use this operating 
system was made in the early stages of CHART because of its real-time support. Ey the end of the 
of CHART III, shortcomings in this operating system in comparison with more modern OSes 
had become apparent. It is very proprietary, it is not modelled after any existing OS which makes 
it to become familiar with, it has serious problems handling mass storage hardware, it has 
essentially no utilities, and support is somewhat limited. In view of these problems, alternative 
bus systems, available at the time, were investigated and are summarised below: 
JSA 
EISA 
PCI 
Micro ChaJUlel 
SEus 
VME 
Futurebus+ 
Not feasible because of limited bandwidth, and other reasons. 
lYtight be an alternative but support seems to be fading. Card 
size possibly too smalL 
Is meant to be a local I/O bus, not a system bus. (It is compa-
rable to the MIX bus, not the Multibus). 
Might be an alternative. Card size possibly too small [146J. 
Might be an alternative. Proprietary, by Sun lYticrosys-
tems. Card sizes are possibly small, and it has to be estab-
lished whether the real-time capabilities of UNIX V are suffi-
cient. UNIX would be a well-supported and widely accepted 
OS [210J. 
l\1ight be an alternative. Sufficient card space. Real-time UNIX 
versions are available. 
Might be an alternative. Sufficient card space. 
It was concluded that at that stage no significantly better alternative existed than Multibus II and 
iRMX. Advances in microprocessors in the last few years have both reduced the real-time OS 
requirements and improved the commercially available software. This is discussed in detail in 
chapter II. 
The Global Positioning System (GPs) was chosen as the basic time source for the DSM because it 
was (and still is) the most cost efficient solution offering an accuracy of better than Ips, other 
than atGInic clocks. 
6.2.1 Coherent Sampling and the SRM 
To coherent sampling and to synchronise the analog-to-digital converters (ADCs) in the 
RDCMs/DCMS, the CHART III system generates a master sampling clock and supplies this clock to 
all ADCs. This master sampling clock is generated by the Sample Rate Multiplier (SRM) in the DSM, 
and distributed over the Time Stamping Eus (TSB, section 6.2.2) to the DAPMS. The DAPMS send 
the sample clock (in all schematics called SAMPLES) via the fibre-optic link to the RDCMS/DCMS, 
as depicted in figure 6.4. The DAPMS receive the sampled data over the same link 
The CHARTIIJ DCMS can handle a sampling rate of up to 200 kHz, and prOvision was made in 
CHART for sampling rates of up to 1 MHz. At this frequency the delay of the sample clock from 
the DSM to the DAPMS is negligible, but the delay from the DAPMS to the DCMS and back can exceed 
the duration of a sample clock period, depending on the length of the fibre. However, if the lengths 
of the fibres on all channels are the same, delays are equal and sampling remains coherent. 
When computing harmonics of power systems, rectangular windowing by sampling over full pe-
riods of the mains fundamental frequency eliminates spectral leakage problems when computing 
Fourier transforms [148]. To address this the SRM was made capable of producing a fixed, user-
defined number of sample clock pulses per mains cycle. 
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Figure 6.4: The path of the sample clock from the DSM to the DCM, and the data from the 
DCM to its final destination. Only one path is shown, there can be 3 DCMS per DAPM. 
6.2.2 Distributing a Precision Time Throughout the System 
The DSM maintains a real-time clock holding a precision time, which has to be transferred to the 
DAPMS for timing of the acquired data. At accuracies of 1 ].lS and better, designing this transfer 
was not triviaL Any software solution would have been far too slow. Previous CHART releases used 
a counter on the DSM to hold the precision time, and transferred this counter's clock to another 
equal cmmter on each DAPM. This solution was deemed not satisfactory by the CHARTIII design 
team because if the counters lost synchronisation for any reason correct timing was lost. This 
concern existed especially for the case when a DAPM was stopped, or when reloading the DAPM 
software. 
In CHARTIII the precision time is distributed over a parallel bus, the time stamping bus (TsB). 
Physically the TSB utilises the P2 bus of the Multibus II, which is user-defined. Also part of the 32 
bit TSB are the seconds. The coarse time (seconds, minutes, ... ) is propagated by software. Each 
DAPM.then matches the coarse time with the precision time using the second information which 
is part of the precision time. 
Any method of transferring time from one card to another through hardware required some sort 
of bus system. It is possible to wire ribbon cables along the front panels, or through the rack 
on the inside after solving the problem of inserting the cards with the cable attached, but this is 
messy. A convenient and tidy way of interconnecting cards is to use backplanes. The Multibus II 
provides such an access to a backplane with an abundance of free lines. 
6.3 Consideration of Timing Errors 
The standard design configuration for CHART is shown in figure 6.5. For fault location purposes, 
a loop antenna is used for measuring * of a power transmission line current. The signal is 
pre-amplified (PA) and compared with a preset value (TCOMP). If the threshold value is exceeded a 
signal is carried over a fibre-optic link to the DSM. If two of these systems are set up at two different 
locations on a transmission line, faults can be detected using the wavefront arrival method [101]. 
A GPS receiver provides a time reference for each CHART system. 
Timing errors introduced by the loop antenna (LA), pre-amplifier (PA), and threshold comparator 
(TCOMP) are composed of the length of the coaxial cable running down the pylon, and phase shifts 
introduced at various stages. Signals are carried over conductors approximately at the speed of 
lightZ, the delay is about 3.3 ns/m. For a length of 20 m this results in a delay of 66 ns. Studies 
have shown that an upper limit of 10 MHz for the bandwidth of these stages is sufficient [101]. A 
phase shift of 180 0 at 10 MHz produces a delay of 50 ns. The delay increases for lower frequencies. 
2Speed of Jight: c = 299792 458 ~, equivalent to 3.34 'M 
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Figure 6.5: Accumulation of time errors in a typical CHART system configuration. 
LA loop antenna, PA = pre-amplifier, TCOMP = threshold comparator. 
The delay of the fault signal over the fibre-optic line is given by the length of the line and the 
signal travelling at (approximately) the speed of light. 
The error of the GPS time reference via the lpps (one pulse per second) signal has to be added to 
all error calculations. It is random and can not be compensated for. Three receivers were accessed 
for use with CHART HI. A Trimble receiver that was considered most viable for CHART [219] has an 
error of ±l11S, a Motorola receiver [163,164] ±55 ns rms (without SA), and a Magnavox [132-134] 
± SOns rms. Low-cost receivers today are likely to have an accur acy of a few hundred nanoseconds. 
On the DSM itself the delays introduced by signal travelling are negligible. The accuracy of the time 
stamping is ±100ns, plus an additional delay of lOOns to 200ns, as explained in section 7.8.2. 
Summing up all errors, the total worst case error is 
e = es + et + ets 
with e total error 
es error of the sensor equipment 
et error of the transmission line between the sensor and CHART 
ets error of the time stamping in CHART 
The actual total error largely depend on the particular system configuration and the application 
involved. In some situations errors compensate for each other. For example, if two systems as 
shown in figure 6.5 are used for fault location, the delays introduced by the sensor equipment are 
equal. For calculating the fault position using the wavefront arrival method (section 3.4) a constant 
delay has no effect, as long as it is equal on both measuring locations. This is also the case with 
the run-time delays of the fibre-optic transmission line. The cable can be arbitrarily long as long 
as it has the same length at each measuring location. 
Previous research [193] has shown that adequate fault location can be performed if the surge 
wavefronts are timed with an error of less than ±l11S. This enables faults to be located to the 
nearest transmission tower or pole. With the DSM introducing a maximum error of +300/-100 ns 
and sensor and transmission delays cancelling each other out, the GPS time reference may have an 
error of up to ±700ns (or, to be precise, up to +700/-900 ns). 
6.4 Conclusion 
The CHAR.Till system is an example of a high resolution data acquisition system with real-time 
data processing capabilities, designed to time stamp samples with an accuracy of approximately 
IllS. While it is a general purpose system and could be used for any application requiring these 
characteristics, it has been speCifically applied to power quality monitoring. It comprises a number 
of RDCMS (remote data capture and processing modules), connected to a Ppu (parallel processing 
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unit) which contains DAPMS (data acquisition and processing modules) and a DSM (digital services 
module, the time base). Modules on the PPU are connected through MultibusII boards. The time 
signal is provided by a GPS receiver, and the system can be controlled from a CADU (control and 
display unit). 
This chapter has shown that at the time CHARTill was designed, most functionality had to be 
performed by separate custom-designed hardware modules. Advances in technology since that 
time, particularly in microprocessor speed, mean that an equivalent system could now be designed 
making much greater use of off-the-shelf componentry. Such design alternatives are discussed in 
chapter 11. 
chapter 7 
The Design of the Time Base 
7.1 Overview 
This chapter describes the time base that was designed for CHARTIII, of which the author was the 
main developer. The time base, the Digital Services Module (DSM), provides the timing information 
required by the CHART system: itmaintains a precise time which is synchronised to the GPS Ipps 
signal and propagates this time signal to other parts of the CHARTIII system. The time stamping 
accuracy is good enough to meet the most stringent power monitoring application requirements, 
as discussed in chapter 4. 
The time base uses a Texas Instruments TMS320C31 Digital Signal Processor (DSP) as described 
in section 7.3. Improvements in microprocessors which have occured since then mean that an 
off-the-shelf microprocessor can now be used instead of a specialised DSP as a time base in many 
applications. This is discussed in detail in chapter 11. 
A diagram which shows the data flow of the CHARTIII time base is given in figure 7.1, and the 
block diagram showing the implemented hardware is given in figure 7.2. 
Interfaces between the DSM and the user's hardware are shown on the left side of figure 7.1. The 
50 Hz reference is fed into the zero-crossing detector which is explained in section 7.8.1. The GPS 
receiver has a bidirectional data connection to the CPU (section 7.4) and a precision time refer-
ence signal that is connected to the capture unit (section 7.8.2). Up to three event sources can be 
connected to the capture unit via fibre-optic interfaces (section 7.5). A low-speed data connection 
exists from the CPU to the event sources which can for example be used to set up parameters. 
A number of digital inputs and outputs are provided via the PARro connector described in sec-
tion 7.6. This connector also makes the three event capture inputs available and bypasses the 
fibre-optic interface. All the above mentioned interfaces are available via connectors on the DSM 
front panel. 
The DSM maintains a real-time clock (RTC) with the help of the global positioning system (GPs). The 
GPS satellite receiver (section 2.2.1) outputs a pulse at the beginning of each second, and, prior to 
this, date and time via a serial interface. The accuracy of the second pulse is better than 200 ns, 
although some of this accuracy is lost with the DSM'S synchronisation of its RTC to this second 
pulse. The loss of accuracy is a maximum +300/-100 ns, +200ns of which is determinate. 
By enabling the sampling clock synchronously to the GPS'S second pulse, high accuracy time 
stamping can be achieved. The time at which sampling is enabled falls at the beginning of a 
second. Higher resolutions than 1 s (for enabling the sampling clock) would be possible by using a 
frequency-multiplier with the DSM'S RTC, but for practical purposes the benefits do not justify the 
additional hardware costs. 
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The data packets assembled by the DAPM contain in the header the date and time of the first 
sample in the [25]. The resolution of this time stamp is 1 s, the accuracy is in the order of 
0.5 ].lS. This accuracy is achieved by the central control of the sampling clock. 
The accurate time information is distributed via the Time Stamping Bus (TSB) from the DSM to the 
Data Acquisition and Processing Modules (DAPMS). This is further explained in section 7.7. The 
DSM interfaces to a standard hardware platform called Modular Interface eXtension (MIX) which is 
explained further down in section 7.2. 
The block in figure 7.2 gives an overview of the implemented DSM hardware. All essential 
logic has heen in two Field Programmable Gate Arrays (FPGAs). Section 7.8 describes 
both FPGAs in this particular implementation. All functional blocks are described in detail in the 
following sections. 
7.2 Modular Interface eXtension (MIX) 
The Modular Interface eXtension [82,84,89] is a 32 bit I/O bus with multi-master and interrupt 
capabilities. It is standardised by Intel. Up to 3 "MIX Modules" can be stacked onto a "MIX Base-
board", connected with a specially designed 132-pin connector (sketched in figure 7.3). Half-size 
and full-size modules are possible. A module which can act as bus master is called a master 
module, a module vvithout these capabilities is called a slave module. 
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09 00 09 00 09 00 09 00 09 00 09 00 09 00 09 I I I 
Table 7.1: Contents of MultibusII interconnect EEPROM. The module identification 
C31_DS~ can be seen. 
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The MIX baseboard was designed as a Multibus II card. Multibus II is a bus system originally de-
veloped by Intel [80,81, 86,187], and standardised as IEEE 1296-1987 [68]. It has also been 
supported by Siemens, Concurrent Technologies, and others, but is no longer in common use now. 
Multibus II cards use one 96-pin DIN connector and a common back plane. A second 96-pin DIN 
connector named P2 can be utilised by each card. This connector is user-definable. In CHART it 
has been used to transfer timing information (see section 7.7). Because only full-size MIX modules 
have access to the P2 connector, both the DSM and DAPM were designed as full-size modules. Also, 
the increased board space offered was needed for the DAPMS. 
The mechanical design was fairly straightforward,' because the geometry of a Multibus 11 card is 
standardised, and the position of the MIX connector and mmmting elements is fixed. An example 
for a slave module was provided [82]. Because CHARTlII did not require vast quantities of data 
transferred from or to the DSM, the design of the DSM as a slave module was adequate. 
Bus drivers were required for both the address and data bus because of line lengths and loading. 
The address bus drivers had to be inverting. Adequate termination of the MIX bus as speCified [89] 
was required (series 33.Q resistors). A serial EEPROM holds information about the DSM MIX mod-
ule for the Multibus n interconnect space (contents listed in table 7.1). The address decoding for 
the MIX interface has been implemented in a Generic Array Logic (GAL) [ll7]. A GAL is a pro-
grammable logic device which uses (electrically erasable) cells to store the connect information, 
this means that the programming of the chip can be erased within a very short time (20ms). It is 
also very convenient for development and prototyping. The logic equations for this GAL are listed 
in appendix D.l. 
7.3 The lMS320C31 Digital Signal Processor 
The TMS320C31, abbreviated to C31, is a simple, fast 32 bit digital signal processor (DSP) from 
Texas Instmments [214,21 The CPU core has the following features integrated: floating point 
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arithmetic, cache, 2 RAM blocks, DNlA controller, interrupt controller, serial port, and 2 timers. A 
block i.s given in figure 7.4. 
The C31 can be Clocked at 33 MHz resulting in 33.3 MFLOPS and 16.7 MIPS. Single cycle instruction 
execution time is 60 ns. Operands always have to be 32 bit in size, and no machine instmctions are 
provided for smaller operands. Misaligned bus accesses can not occur. The interrupt controller is 
comparatively primitive, 4 levels are distinguished and prioritised but an interrupt service routine 
(ISR) itself can not be interrupted. 
The of the DSP, the RAM, the dual~port RAM, and the MIX interface is essentially the same 
as for each channel of the DAPM. A green front panel LED is comlected to external flag XFO. This 
flag can be made an output, and the LED can be used to indicate the status under software control, 
which has been useful for debugging. 
Both the RAM and the dual-port RAM are 32 bit wide, thus requiring 4 chips each. The RAM is built 
V-lith static RAMs with a standard pinout and an access time of 20 ns. The RAMs could be accessed 
'i'Yith 0 wait-states but the DUART (section 7.4) is not fast enough for this. For reasons of simplicity 
the maximum number of wait-states (7) was selected (default), downgrading the performance has 
not caused a problem because of the high speed of the DSP. The dual-portRANls are CY7B138 from 
Cypress Each of them offers 8 semaphores which are addressed by A2-AO. A semaphore value 
is \vritten DO, but when read appears on D7-DO. Semaphores are used as a flag to control 
access to shared resources, like memory or I/O devices. In the DSM and DAPM they are used for 
"," .. hh.!H"" messages between a MIX module and a MIX baseboard. 
The C31 provides an interface which allows the connection of an external emulator via a 12-pin 
header connector [213]. All processor functions can be controlled through this interface, and user 
programs can be down-loaded. The processor in the target system runs the user code Lmder the 
control of the emulator. This made developing software very efficient - the debugging environ-
ment is identical to the target environment because debugging is done on the target system. As 
well contents and memory can be examined. 
No ROM has been provided for program storage. Instead, the RAM is used for both the application 
program and the application data. The code is uploaded by the MIX baseboard CPU via the dual-
port RAM. The MIX baseboard controls the reset line of the DSP on the DSM, and the dual-port 
RAM is in the DSP address space from where the reset and other vectors are loaded. This 
allows the user to upload different application programs which was considered to be an important 
feature for a general-purpose data acquiSition tool. It also eliminated the difficulties of handling 
ROMs during production and made updates very easy to implement. 
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7.4 The GPS Receiver Interface 
The DSM uses the Global Positioning System (GPs) as basic time source. It was uneconomic not 
to purchase a commercially available receiver. The DSM was designed to fit any of the following 
receivers: 
1. lY1X4200 from Magnavox [132-136, 140-142]. 
2. SixGun from Motorola [163,164]. 
3. SVeeSix from Trimble [219]. 
A serial interface is for data communication, built with the SCC2692 Dual Asynchronous 
Receiver /fransmitter (DUART) from Philips [177]. Two 75176 [212] are used as driver/receiver and 
for conversiDn to RS-422. All the above commercial GPS receivers were available v\lith an RS-422 
interface. The second serial channel of the SCC2692 is used for the fibre-optic interface - refer 
to section 7.5. The signal is connected to both FPGAs (section 7.8). To protect the FPGA 
inputs from damage a clamping circuit is provided -with a zener diode. The + 12 V line for 
the power supply is protected v\lith a 500 InA fuse. 
A DB-9 connector is attached to the front panel. This connector accommodates all the above 
signals and has the same pinout as the Trimble GPS receiver [219]. A Trimble receiver can therefore 
be connected directly, special interface cables are required for other receiver types. A schematic 
for the Magnavox Jl,iX4200 interface cable used for CHART is shown in appendix C.l on page 216. 
7.5 The Fibre-Optic Interface 
After a long period of evaluation fibre-optic transmitters and receivers from AT&T were chosen 
over those from Siemens [199,200]. They were cost effective and their availability was reasonable, 
but most importantly they have a small case as narrow as DIP-16, which was important for the 
densely packed DAPM. 
The ODL7011 devices [10] were used for the DAPM. Data transfer rates of up to 70Mbit/s are 
possible (in ac-coupled mode), prOviding a reasonable speed margin for future developments. An 
ECL interface directly connects to the ECL interface of the TAXI chips [4]. The TAXI chips provide 
a high-level parallel microprocessor interface as a front-end to a serial transmission line. Error 
detection and correction are handled as well. 
The principal application for the DSM F/O interface is the capturing of events. This requires a 
fast transmission line between the event source and the DSM, because any delays will increase 
the error the event is timed with. Unlike the DCM/DAPM transmission, the transmission of events 
does not involve transferring any data at all. The event itself, represented by a signal edge, is all 
which needs to be transferred. utilising the TAXI-chips is not necessary. The ODL50 II 
devices [9] were used. They are essentially the same as the ODLlO II. The data rate is limited to 
50 Mbit/s. More importantly, they were available with a TTL interface thus making the use of an 
ECL/TTL conversion unnecessary. Power supply filtering and external circuitry to the ODL50Il 
were designed as required by the specifications. Because of the stationary characteristic of the 
signals involved the ODL50 II devices are operated in dc-coupled mode.1 
The receivers are connected to the event capturing FPGA (see section 7.8.2). The transmitters are 
connected to the second serial channel of the SCC2692 via a 1-to-3 multiplexer, hence the DSP can 
only transmit data over one fibre-optic channel at any given time. This is not a limitation as this 
feature was intended for setting up parameters for the event sources, which is not time-critical. 
IThe 70~!bit/s data transfer rate of the ODL70 devices is only possible in ac-coupled mode. In dc-coupled mode the 
maximum data rate drops to 50 Mbit/s. 
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31 
TS[31:0] 
SAMPLES 
10MHz 
4MHz 
TSBVALID 
Time information; time stamp 
Oock for sampling 
Vernier clock 
TAXI clock 
Event occurred on any channel 
Event occurred on this channel 
TS [ 31 : 0] is valid 
Table 7.2: The signals of the Time Stamping Bus (TSB). All are generated by the DSM. The 
DAPMS also connect to tltis bus, and use most of these signals. 
24 23 16 1 5 8 7 
vernier 23-16 vernier 1 5-8 vernier 7~O seconds 
vernier 23-16 vernier 1 5-8 minutes seconds 
vernier 23-16 hours minutes seconds 
days hours minutes seconds 
Table 7.3: The formats of the time stamp transnlitted over TS [ 31 : 0] of the TSB. The 
vernier can be switched off byte by byte, and replaced by a value controlled by the DSP. 
Tills feature was used to transfer seconds, nlinutes, hours, and days respectively. For the 
pinout see appendix C.2. 
7.6 The Parallel Input/Output Interface (PARIO) 
o 
The parallel I/O interface (PARIO) provides the user with a number of digital input and output 
lines which can be controlled by application software running either on the DSM, or on the HUB. 
The number of lines is only limited by the number of pins the connector can provide. A DB-44 
com1ector (with three rows of pins) was found to provide the most pins while taking up the least 
space in the front 
Opto-couplers are provided for all I/O lines [211]. Eight outputs and four inputs can be fitted. 
None of these has a common line which means that 2 connector pins are required for each I/O 
line. The 4 inputs take up 3 connector pins each because an alternative connection is provided 
with a series resistor which is calculated for an LED supply voltage of 5 V. 
The event capture inputs require fast opto-couplers with a short delay; 740L6010 were used [184]. 
The power supply required is common for all 3 channels because of the lack of connector pins. 
The inputs are TTL compatible and tied inactive if not connected. Each of these 3 inputs is ORed 
together v'lith the output from the respective fibre-optic receiver. 
Providing a supply voltage on the PARIO connector would defeat the purpose of galvanic isolation, 
hut possible uses of power include additional, external isolation devices (such as opto-couplers), 
and production testing of the PAIHO interface. The solution that was found to this problem was 
to supply +5 V and GND via two jumpers. The use of this power supply for testing is described in 
&ection 7.10. The power supply and the jumpers were an undocumented feature. The board was 
shipped with the jumpers open. 
7.7 The Time Stamping Bus (TSB) 
The Time Stamping Bus (TSB) is a 32 bit bus used to transport time information from the DSM to 
the DAPMS, plus a few other signals. It was implemented using the user-definable connector P2 
of the Multibus II standard. A pinout of P2 can be found in appendix C.2 on page 217. A second 
7.B. THE FIELD PROGRAl'.-IMABLE GATE ARRAYS 
Master Serial After power-up, the FPGA clocks the configuration 
in from a serial PROM. 
Master Parallel After power-up, the FPGA clocks the configuration 
in from an external, 8 bit-wide ROM. 
Slave Serial An external device like a microprocessor clocks in 
the configuration via a serial line. 
Slave Parallel An external device like a microprocessor clocks in 
the configuration via an 8 bit parallel port. 
Table 7.4: Modes in which the FPGA configuration bit pattern can be loaded. In any of the 
modes, the FPGA will not be operational until the configuration is completely loaded. The 
deveiopment system can be connected to the FPGA via a DIP-8 socket with the same pinout 
as the serial PROM. A jumper was provided so that the configuration could be loaded by the 
development system in slave serial mode during development, and in master serial mode 
during production. 
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backplane for P2 was needed in the chassis. For reasons of simplicity and cost the same type of 
backplane as used for the PI bus was chosen. 
The signals of the TSB are listed in table 7.2. TS [ 31 : OJ carries 32 bit of time information, the 
format of this time stamp is shown in table 7.3. The vernier can be switched off byte by byte, and 
replaced by a value controlled by the DSP. All vernier bits are in binary format. Bits 7-0 of the TSB 
are always controlled by the DSP .. The maximum update rate for the values controlled by the DSP 
is 1 S-l. It was decided that the bytes controlled by the DSP carry seconds, minutes, hours, and 
days, in binary. The number of vernier bytes is controlled by the user. 
SAMPLES is generated by the Sample Rate Multiplier (SRM) and synchronises all sampling per-
formed by the analog-to-digital conversion stages (this signal is given to the DCMS/RDCMS by the 
DAPMS). 10MHz is the vernier clock as used by the vernier counter of the event capturing circuitry, 
refer to section 7.8.2 for details. 4MHz is a master clock for synchronising the TAXI-transmitters 
on the DAPMS. EVENT indicates that an event has occurred on any of the event capturing chan-
nels, and EVT [ 3 : 1] indicates that an event has occurred on this particular channel. TSBVALID 
indicates valid TS [ 31 : OJ, the timing is such that this signal can be used to clock registers on 
the DAPMS which store TS [ 31 : OJ, allowing for typical propagation delays over the bus. Not all 
of these signals were used in CHARTIII, but they were included for future development. 
The DAPM combines the time information read from the TSB with the sampled data. Because of 
bandwidth limitations, this is only done once per assembled data packet, for the first sample in 
the packet. The time stamps of the remaining samples in the packet are determined by the time of 
the first sample, and the sampling rate. If, for any reason e.g. fibre-optic transfer errors, samples 
are missing, or sampling is stopped in the middle of a packet and re-started later, time stamps 
for the remaining samples in this packet are not available. This situation will cause synchronous 
sampling in particular to fail. 
All the TSB signals are buffered with 74ABT245 octal bus drivers [176] before going to the P2 
connector, a pinout of which is shown in appendix C.2, page 217. Their outputs can be disabled. 
ln systems with more than one DSM connected to the same P2 backplane (this is the one carrying 
the TSB), the output drivers of all but one DSM must be disabled by pulling the respective Jumper. 
Failure to do so might result in permanent hardware damage. 
7.8 The Field Programmable Gate Arrays 
The common problem of circuit complexity and limited board space was apparent in CHART, es-
pecially with the DAPM design. Faster development and higher integration density was a require-
ment that could not be met by standard TTL technology. Programmable logic seemed ideal. h1 
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some cases (like address decoders) the use of Programmable Logic Devices (PLD), or the electri-
cally erasable variety called GAL, is very efficient. However, for more complex circuitry a higher-
integrated device is needed. After evaluation the Field Programmable Gate Arrays (FPGA) from 
XILINX were chosen. A development system for these devices had previously been bought by the 
university, which was a deciding factor in the choice of XILINX. 
AXILINX FPGA [230] consists of an array of Common Logic Blocks (CLB), input and output drivers, 
2 global clock buffers, crystal oscillator support, and routing facilities. Each CLB has 5 inputs and 
offers 2 flip-flops and combinatorial logic. The structure is similar to a logic macro cell found 
in PLDs. The switching of connections is accomplished with multiplexers, the state of which is 
stored in static RAM cells. After power-up a configuration bit pattern must be loaded into the 
chip, various different ways to do tIns are supported, see table 7.4. The configuration can be 
re-Ioaded at any time. 
The development system combines a variety of software packages from different vendors, mainly 
a schematic capture package, and the design compilers and simulators. A top-level user interface 
program called xdm acts as front-end to the other parts of the software used for various design 
stages. A make utility nms the design compiler and various conversion programs. Options can be 
selected via menus. 
ViewLogic is integrated as a schematic capture package2. ViewSim can be used for a functional 
simulation of the design: It is easy to use and offers many functions. A full timing analysis can 
also be performed. Editing on the chip level is possible with EditLCA, which also allows a detailed 
delay analysis to be performed. 
The 3100 series of FPGAs was chosen because of speed requirements, and the amount of logic 
offered was satisfactory. Late in development, XILINX brought the 3100A series to market which 
was compatible with the 3100 devices, but the routing resources were increased, and the cost was 
lowered. Therefore all later acquisitions were made from the 3100A series. Both FPGAs used for 
the DSM must be 3100A series devices. Because of increased routing resources, the 50 MHz counter 
implemented in one of the FPGAs was able to fill with the required speed, and the complex design 
for the other FPGA could be fitted. The DSM improvements described in chapter 8 require the 
3100A. 
From the DSP's point of view both FPGAs were designed as memory mapped I/O devices. Further-
more, both FPGAs appear as one entity to the DSp. The same method was used in the Commodore 
Amiga computer [34] to simplify software development and to increase flexibility with respect to 
future hardware improvements. Unused logic that n1ight be inserted into the design of a particular 
chip with this method would be completely removed by the logic optin1iser. This was the case with 
the address decoder for the FPGAs, for which there is only one design for both FPGAs. 
Details about how the configuration of the two DSM FPGAs is loaded can be found in appendix F. 
7.8.1 The Sample Rate MUltiplier FPGA 
The Sample Rate Multiplier (SRM) creates the master sample clock which is supplied to the whole 
CHART system for coherent sampling. Refer to appendix E for the schematic diagrams. Fig-
ure 7.5 shows the FPGA block diagram. A 50 MHz master clock is divided by a counter to gen-
erate the sampling clock. The division factor is a 12 bit number, resulting in a minimum sample 
frequency of 12 207Hz. A parallelloadable counter was needed for this, and speed required a 
synchronous counter implementation. The design for this counter was taken from a XILINX appli-
cation note [229] and modified as needed. Despite the optimisations used in the counter design, 
only a maximum clock frequency of about 45 MHz could be reached with the 3100 series devices. 
This was detern1ined by a delay analysis inside the EditLCA program. Delays between any of the 
Q-outputs of the counter flip-flops and their D-inputs were analysed. The lowest maximum delay 
that could be achieved was 22.5 ns. The problem was overcome by using a 3100A series device, 
"The customer has the choice between ViewLogic and OrCAD. 
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the increased routing capabilities resulted in shorter connections on the chip and pushed the 
maximmn delay down to 12.3 ns, well below the 20 ns required for a 50 MHz clock. 
The division ratio is controlled by software, and the control loop is effectively a Phase Locked Loop 
(PLL). This is the same principle as was used for the previous implementation [101]. To create a 
sample frequency which provides a preset number of samples per mains cycle, the division ratio is 
adjusted accordingly after counting the number of samples per mains cycle. This was implemented 
with a carefully designed counter/capture circuitry, which is described in section 7.8.2. Delays, and 
flip~flop setup and hold times had to be considered. It was also observed that the capture counter 
must never be reset as this loses up to one count each cycle, resulting in a "jumping" display. 
To obtain a stable display it was necessary to have exactly the required number of samples per 
cycle, averaged over several mains cycles. If, for example, there was half a sample missing in the 
current cycle, the following cycle must be half a sample longer. If this half sample were 
truncated, the PLL would be fooled into the assumption that the correct number of samples had 
been generated per cycle, while in reality there would be an average of half a sample per cycle 
missing, resulting in a display that moved over the time axis. The number of samples 
for the cycle which has just finished had to be obtained by subtracting the previous sample counter 
value from the current one. 
The SAMPLES signal can be inhibited by software. When it is released all DCMS start sampling at 
the same time. The inhibition of the sample clock can be started or stopped by the 
from the GPS thus making it possible to start or stop sampling at a certain, preset time. 
A bidirectional bus interface to the DSP must be implemented in this FPGA because the DSP must 
read the counter/capture value, and write the division ratio of the 50 MHz divider. A 
has been implemented which is controlled by the DSP, providing signals for inhihiting sampling, 
etc. The address decoder needed for this is the same as for the second FPGA to ensure uniform 
appearance. Care was taken that, depending on which register is being read, the output buffers of 
oniy one FPGA are enabled. 
A simple 8 bit pulse width modulator (PvVM) used as digital-to-analog converter (DAC) has been 
implemented into this FPGA as welL It is used for the voltage controlled oscillator (VCO) explained 
in the next section. 
7.8.2 The Time Base FPGA 
The main task of this FPGA (figure 7.6) is to maintain accurate timing information and to be able 
to time stamp captured events. The lpps signal from the GPS receiver indicates the of 
a second with an accuracy of better than 1 ]1S. This is only useful for time stamping events with 
a resolution of 1 s. To increase the resolution, a vernier counter is used which is synchrOnised to 
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the Ipp s signal. The number of counts of the vernier counter represents the time elapsed since 
the beginning of the second. This principle is the same as used previously [101]. 
The signal Ipps and any of the events clock the respective capture register, storing the current 
vernier counter value. To ensure that the counter value is clocked correctly into the registers, it is 
necessary to synchronise the capture register clock to the vernier counter clock. 
Generally speaking, synchronising a signal A to a signal B means clocking A into a D flip-flop, 
using B as flip-flop clock. The Q output of the flip-flop then represents A, but every change in A is 
delayed lmtil the next active edge of B. The frequency of A is typically lower than that of B. 
Synchronising Ipps to the vernier clock means that the time reference signal is delayed by up to 
one vernier clock cycle, or up to 100 ns. Although the total time stamping error is increased by 
this amount, the synchronous design ensures that there are no potential signal races in the time 
stamping circuitry. Because of a further synchronisation stage in the TSB bus interface, a second 
clock cycle is lost, thus delaying the event and Ipps signals by up to two clock cycles. This is well 
within the accuracy required for the system. 
Ipps itself can have an accuracy of about ±200 ns. 10 MHz voltage controlled oscillators (yeO) 
are common, and with this vernier clock frequency the overall accuracy is better than the required 
IllS. The control range for the frequency only has to cover the inaccuracy of the frequency, the 
frequency is controlled such that the yeo nms at nominal frequency ±1 clock. The vernier counter 
must count for at least 1 s which is up to 107 at 10 MHz, thus requiring a 24 bit binary counter 
(2 24 is the smallest power of 2 larger than 107). 
Each of the three event capture channels has its own capture register. The frequency of the vernier 
clock is adjusted under software control such that there are exactly the nominal number of counts 
in one second (in this case, 107 ). This is effectively a phase locked loop as described for the SRM 
counter. The Ipps signal is used as a reference. A fourth capture register counts the number 
of vernier clocks in 1 second, the 1 second given by Ipps. The control voltage for the yeo is 
generated by a PWM circuit and a low-pass filter. If the Ipps signal is unavailable, because for 
example the GPS receiver is not connected, the value for the control voltage of the yeO in the 
PWM will not be changed and remains. From then on the time stamping accuracy of the yeO 
depends on its long-term stability. For this reason a temperature compensated yeo from Rakon 
was chosen [1891. 
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DSM 
Bus drivers 
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Figure 7.7: Operating more than one DSM in a system. The black triangles indicate enabled 
TSB drivers. For each separate TSB exactly one DSM must have its TSB drivers enabled. 
Transmit data (Tx) of the serial counection of the GPS receiver, and lpps, are counected to 
each DSM. Receive data (Rx) of the GPS receiver is counected to only one DSM, this master 
DSM initialises the GPS receiver. 
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For practical reasons the vernier cmmter counts from 224 ~ 107 to 1. 'l'he logic blocks used 
for implementing the counter provide a flag for the state 224 ~ 1 (all Is). Any software handling 
the vernier time must take care to subtract 224 ~ 107 from any value. 
The capture register for the vernier counts is only 16 bits \-vide; this register will be clocked 
near a 1 s boundary, therefore the higher counter bits will always have the same state as the highest 
one: 1 if the counter was just before reaching terminal count, and 0 if the counter had already 
overflown. Special care has to be taken when clocking the capture registers, it can not be done 
while the counter is counting, to avoid spurious values - see above. 
An interrupt controller administering 6 interrupts was implemented: 3 event capture channels, 
Ipps, zero-crossing, and vernier counter overflow. The 3 event interrupts can be turned off, 
and have been assigned to one DSP external interrupt. The remaining three interrupts have been 
assigned to another DSP external interrupt. 
The address decoder is the same as for the SRM FPGA for uniform appearance. 
7.9 Multiple DSMS in the Same System 
To increase the number of event capturing chalmels it is possible to have more than one DSM in 
a Multibus II system as shown in figure 7.7. There can be only one DSM driving a particular Time 
Stamping Bus (TSB). A Multibus II system is not limited to one TSB, there can be as many as the 
mechanical structure allows. Multiple DSMS can be connected to the same TSB, but only one of 
these DSMS can drive it. The TSB (lrivers of the other DSMS must be disabled by the jurnper Ul) 
provided in the design. 
The Ipps signal from the GPS receiver is connected to each DSM. Maximum line require-
ments must be met. The RS-422 serial data connection is also connected to each DSM. The Tx 
(send data) line from the GPS receiver is connected to the Rx (receive data) line of each DSM, so 
that all DSMS receive the time output by the receiver. In the opposite direction, only one DSM has 
its Tx line connected to the Rx line of the GPS receiver (figure 7.7). This master DSM initialises the 
GPS receiver. 
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7.10 Considerations for Production and Testing 
CHARTIII was aimed at achieving a pre-production quality product. As a result of this all PCBs had 
to be in a manner suitable for mass-production and fast testing. 
The effect on the PCB layout was that sufficient space had to be provided between components so 
as to allow assembly with pick-and-place machines. Copper rings uncovered by solder stop mask 
had to be put in certain locations to aid the placing machines. 
Test racks were built for on-the-bench testing. Photographs of the test racks are given in ap-
pendix H. A laboratory power supply \\lith current limiting was used to power-up the board, and 
the C31 emulator was required for dm'YTI-loading the software. Test programs were written to test 
the memory. A special test program was developed to test the DSM P ARIO and event capturing 
interfaces. Additional hardware that assisted with testing included: 
.. Serial test cable which connects the serial interface of the GPS receiver with a serial terminal. 
An MS-DOS computer with serial port and MS-Windows' terminal program was used. 
.. Adaptor which is plugged in the P ARIO connector . 
.. A fibre-optic loop cable which connects the transmitters ''Yith the receivers, for each chaIliel. 
The two jumpers which supply OV and +5V to the PARIO connector must be closed for the test 
adaptor to operate. The test cable needs a ±12 V supply for the internal RS-422-to-RS-232 con-
verter. + 12 V is available on the GPS connector, the -12 V must be supplied externally. A more 
sophisticated design would take the power from the P2 connector where it can be supplied by the 
test rack 
The progress of the test program is shovvn on the terminal. The 4 LEDs on the PARIO test adaptor 
must light up in a certain sequence, failure to do so means faults in the parallel I/O lines. Scram-
bled characters on the terminal screen mean that the serial interface is not working properly. 
7.11 Printed Circuit Board (PCB) Layout 
The shown in appendix C and the PCB layout were produced with ProteI Schematics 
and ProteI PCB, a package from the Australian software house ProteI running under MS-Windows. 
The PCB layout had to fulfil the following requirements: 
L Dimensions of a Multihus II board, with connectors, front panel, etc. in the correct places. 
Components had to be below a maximum height. 
2. Full-size MIX module, with the MIX connector and various pieces of mounting hardware, like 
stand-offs, in the correct locations. All requirements imposed by the MIX standard had to be 
met. 
3. Size and clearances of tracks had to be to the specifications of the PCB manufacturer. As 
is standard for PCB deSign, tracks had to join SMD pads in a certain way to prevent the 
component from being pulled off the pad. 
4. The layout had to be suitable for automated assembly of the board. This meant minimum 
clearances around components, and eyelets next to chips with a narrow pin spacing, such as 
the C31 CPU, to assist the automatic placing machine with positioning. 
The DSM with the TMS320C31 uses Slayers, which is the same number as the DAPM uses. 
The pin of PLCC cases is O.OSin, also known as SOmil (1 mil = 0.001 in). The SOmil are 
evenly occupied by the width of the pin and the space between two pins (figure 7.S). With space to 
either side of a track between two pins, it leaves S mil for the width of the track and 8 mil hetween 
the track and the adjacent pins (neglecting 1 mil altogether). An Smil structure approached the 
limits of the PCB manufacturer and was regarded as an absolute minimum. Only the DSP chip had 
a pin spacing of less than 25 mil, making it impossible to place tracks between pins of this chip. 
This was not a serious limitation because it was possible to have tracks on any of the other layers. 
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Figure 7.8: Spacing of PLCC pins. 
Error Code Meaning 
2 CPU overflow. The total time needed to call the "often per second" 
and "once per second" routines of each module once exceeded 1 s. 
3 Failure to initialise the MIX interface 
4 Failure to send a message through the MIX interface 
5 Self-test finished (only used by the test program) 
6 Failure to configure FPGAs 
7 Failure to configure the time stamping FPGA 
Table 7.5: DSM error codes displayed by the front panel lED. 
7.12 Firmware for the DSM 
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All was done in ANSI-C Coding for main functional units like sample rate multiplier 
(SRM) or real-time clock (RTC) was split into separate modules. This allows easy maintenance and 
conforms to the C programming philosophy. The modules generated were: 
dsm 
rtc 
srm 
mix 
duart 
gps 
mx4200 
testaid 
Main module 
Real-time clod( 
Sample rate multiplier 
MIX communication routines (This was based on two 
modules which are shared with the DAPM) 
Serial interface 
High-level interface for all GPS receivers. 
Driver for the Magnavox MX4200 GPS receiver. 
Routines which aid in testing, and software develop-
ment. Some are also used by the normal program. 
Interrupt service routines (ISRs) were implemented for each of the four external interrupts to 
the cpu. One interrupt is occupied by the message passing software, two by the time stamping 
circuitry, and one by the DUART. 
For software development, a terminal could be connected to DUART channel A (via the GPS se-
rial connector) or channel B (via test dips). Functions implemented in the module testaid (sec-
tion 7.12.8) output messages or variables. These functions are called from strategic locations 
within the software, the calls being enclosed in conditional compiler directives. These test output 
functions are also Llsed by the production test program. 
If a fatal condition is detected during normal operation, an error number is displayed continuously 
and normal operation is halted. The error number is displayed using the front panel LED with the 
number of flashes representing the error number. A longer pause is inserted before the flashes 
are repeated. The error numbers used by CHARTIII are listed in table 7.5. 
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7.12.1 Module DSM 
This module is the main module. It initialises global variables, loads the configuration into the 
calls the initialisation part of each of the following modules, and enters the main program 
loop. Some of the software problems of the DSM could be solved best by a small, efficient multi-
lU"",","'!'. kernel, as many of the tasks are completely separate from each other but still have to run 
This programming approach would make all parts easily maintainable and create 
a consistent logical structure. Unfortunately, such a kernel was not available for the design of 
CHARTIIL Alternatives that are now available are discussed in chapter 11. 
Configure XILINX 
Self test 
Initialise modules 
l\Jew 
Second? 
no 
Figure 7.9: Simplified flow diagram of the DSM firmware. 
For an approach that was sufficient in this case was implemented, shovvn by figure 7.9, 
which effectively resembles a simple multi-tasking kernel. Each module must provide two routines 
which are called periodically hy the main loop, simulating multi-tasking. One routine contains all 
actions that must he performed more than once per second, the other routine contains all actions 
that must only he performed once per second. 
7.12.2 Module RTC 
Initialisation 
Initialise module variables. Enahle SRM/TS (SRM/time stamping) interrupt. 
Often per second 
Check whether a complete line has been received from the CPS receiver. If yes, a routine from 
the mx4200 module is called to decode the line and extract the time recovery information. 
information is output by the CPS receiver prior to the start of the second indicated by 
signaL) 
Once per second 
These steps are performed: 
1. Adjust the frequency of the voltage-controlled crystal oscillator. 
2. Transmit the time to the rest of the CHART system by sending it to the MIX interface. 
3. If it has changed, transmit the status of the Ipps signal by sending it to the MIX 
baseboard. 
4. Update the part of the TSB containing the coarse time. 
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Other 
Interface functions for updating the RTC time, obtaining it, and an indicator whether a new 
second has started were implemented. 
The ISR updates the RTC time every second \·vith the time received from the GPS receiver. If 
no new time is available from the GPS receiver, the RTC time is incremented by software, in 
which case the accuracy of the RTC is equivalent to the accuracy of the voltage-controlled 
crystal oscillator. 
7.12.3 Module SRM 
Initialisation 
Often per second 
Once per second 
These steps are performed: 
Other 
1. Detect whether the mains reference signal is provided. 
2. Send the measured mains frequency to the MIX interface, if the mains reference 
is currently provided. 
3. Check whether sampling is deferred and if so, check whether sampling has to be started 
or stopped. 
Calculate the mains frequency from the reference signal, using a moving average filter. 
The ISR adjusts the division factor of the pre-scaler according to the mains frequency and 
the mode of the SRM. Two modes are implemented: 
1. Free at a constant, user defined frequency. 
2. SynchrOnised to mains frequency with a constant, user defined number of samples per 
mains cycle. 
7.12.4 Module MIX 
This module handles the communication with the MIX baseboard, i.e. passing messages benveen 
the DSM and the MIX baseboard. It mal<.es use of two other modules, MSG and DPRivfSG, which 
were implemented for the DAPM. The message passing routines of the DSM and the DAPM are the 
same. Further information about how the message communication was implemented on a lower 
level can be found in reference [151]. 
Initialisation 
Send messages which are required to establish the communication chain to the CADU. 
Often per second 
Check whether new control or setup values have been received, if yes, routines of the respec-
tive modules are called to update their setup variables. 
Once per second 
Other 
Three routines generate appropriate messages to transfer time, measured mains frequency, 
or the status of the SignaL This hides the internals of the message handling from the 
rest of the DSM software. 
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7.12.5 Module DUART 
Initialisation 
DUART registers are set up to the communication parameters as obtained by a call to a 
routine in module mx4200. 
Often per second 
Once per second 
Other 
Converts communication parameters like "2400 8Nl" into a bit pattern for setting up the 
DUART chip to these parameters. 
The ISR receives a character from the GPS receiver and stores it in a buffer. If a line is received 
or the buffer becomes full the contents are copied to a second buffer to make the serial 
interface immediately available again, and a "received line from GPS receiver" is flagged. The 
lSR also checks if there is another byte to be transmitted to the GPS receiver, and transmits 
it if there is. 
7.12.6 Module GPS 
This module provides a standard interface to all types of GPS receivers. For CHARTIII only one 
type CtvIX4200) was supported, so it consists only of a C header file. This module only provides a 
sv,itching or front end. The particulars for each type of GPS receiver are implemented 
in a separate module. The following functions must be provided for each GPS receiver type: 
1. Get communication parameters. This function returns the parameters for the serial interface 
of the GPS receiver. 
2. Initialise GPS receiver. 
3. Convert a line received from the GPS receiver via the serial interface into the time represented 
by this line. Returns 0 or -1 if the line does not represent a time. 
7.12.7 Module MX4200 
The main task of this module is to hide the specifics of the Magnavox MX4200 GPS receiver from 
the rest of the DSM software. It provides a "driver" for this receiver. If multiple GPS receiver 
types were supported, each receiver type would have one of these modules, which interface to the 
module GPS. Other DSM modules only interface to module GPS. 
Initialisation 
Send initialisation strings to the GPS receiver using the send_string routine of module 
duart. Module duart must be initialised before module lILx4200. 
Once per second 
Often per second 
Other 
Two other routines return the communication parameters for the receiver, and decode the 
time from a passed string. 
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7.12.8 Module TESTAID 
This module combines these functions useful for testing and debugging: 
1. Turn front panel LED on/off, or toggle it. 
2. Wait N milliseconds. 
3. Flash the front panel LED in certain intervals to communicate a given number to the operator. 
(This is used to signal error conditions.) 
4. Integer-to-hex conversion. Used for debugging. 
5. Test output. Explained below. 
Either one of the two serial channels of the DUART can be used for outputting messages. The 
channel must be opened first, specifying communication parameters. Functions are provided for 
outputting strings, and 2, 4, and 8-digit hex numbers. Extensions to handle input from the terminal 
would be possible. 
7.12.9 Message Passing 
The message passing routines use a customary protocol and the hardware semaphores of the dual-
port RAMs for exchanging messages~ or data structures, between the MIX baseboard and the MIX 
modules. The same protocol is implemented throughout CHART [151,153]. 
7.13 Conclusion 
This chapter has described the hardware design of the DSM (Digital Services Module), which is 
a preCise time base for the CHARTIII instrumentation system. The DSM is a custom-designed 
hardware module based around a Texas Instruments TMS320C31 DSP. Its main characteristic is 
the ability to generate signals which are suitable for time stamping sample data with an accuracy 
of O.5llS. 
The hardware is controlled by software which is loaded onto the DSM when the instrument is 
configured for measurement. Because the software is loaded before each use, it is possible to adapt 
the software for future needs or to load different software for different types of measurements. 
The same applies to the circuitry which is loaded into the two FPGAS by the DSM software. 
The time base makes CUARTIII suitable for distributed measurements that need to compare sam-
ple data between geographically separated measurement sites with high accuracy. 
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chapter 
Improvements in the Sample Pulse 
Generation and Tinle Stamping 
8.1 Introduction 
8 
This chapter outlines the changes and improvements made by the author to the DSM software and 
FPGA designs. Its DSP software is written in ANSI-C [216,217], with an option for the CHART user 
to implement user applications, as outlined in section 8.8. 
Section 8.2.1 summarises the SRM (Sample Rate Multiplier) modes. These control the sampling 
frequency. Section 8.2.2 explains how the samples are taken, and section 8.2.3 explains when the 
samples are taken. The SRM mode, sampling mode, and sampling control are independent from 
each other and can be used in any combination. Examples of how the new sampling features can 
be used are shown in section 8.2.4. 
The remaining sections deal with some of the implementation details. Section 8.3 outlines changes 
to the handling of FPGA designs. Sections 8.8 and 8.5 explain software changes to the DSM. Sec-
tion 8.9 introduces new CADU display windows which were required for the functionality described 
in this chapter but were programmed by another team member. 
8.2 Generation of the Sampling Clock Signal 
The initial design of the DSM allowed a choice of whether the sample frequency is synchronised 
to mains frequency or not, but did not have further control over when measurements could com-
mence or finish. Measurements could be started only by pushing the start button on the CADU, 
and could only be stopped in the same fashion. This is not only unsatisfactory for measurements 
outside business hours (particularly in the early hours of the morning), but also for more elaborate 
investigations occurring at regular intervals. 
The GPS receiver used to have to be connected and be supplying the lpps signal for the sampling 
to start. Any instrumentation system should be operational without external time reference if the 
user desires. To allow for this possibility, the DSM'S hardware and software were modified. 
The following three sections describe enhancements for how the sample clock is generated (SRM 
mode), and how it is turned on and off (sampling mode and sampling control). 
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8.2.1 SRM Modes 
The SRM rate multiplier) mode controls the sampling frequency. The following modes are 
available: 
None 
No '''llH.I7'll1Jl5 signal is generated. 
Free running 
The frequency is specified by the user. The sample points do not have any rela-
tionship with the mains cycle. 
mains ~: : : 
. " " 
sampling ~------~------~---
Synchronised to mains frequency 
The is a multiple of the mains frequency. The user specifies the nmnber 
of samples per mains cycle. This SRM mode does not establish any knovm relationship of 
particular with mains phase or mains angle; it only keeps the number of samples 
per mains cycle constant. 
mains ~. .""=/" . . , , , , : : : 
, , , 
, , , 
sampling JL~ __ . __ UL ___ .. ILIL. _. __ 
The sampling dock is derived by dividing a high frequency (50 MHz) by a calculated number. The 
sampling frequency is controlled by adjusting this divisor. Because of this, only discrete sampling 
frequencies can be generated. The consequences of this are examined in reference [148]. 
8.2.2 Sampling Modes 
The sampling mode determines how the generation of sampling pulses begins and ceases. Tim-
ing diagrams for burst and packet sampling are given in appendix G. The following choices are 
available: 
Continuous sampling 
Sampling is turned on, and off, at the beginning of a second. The beginning of a second is 
determined by the RTC (real-time clock) maintained by the DSM, or by the Ipps signal of the 
GPS if available. This means that the DSM is fully operational without GPS receiver 
as well as vYith. 
Burst sampling 
A burst of samples are at the beginning of a second. The number of samples can 
be specified. When the specified number of samples have been taken, sampling is turned off 
for the rest of the second. 
Between 16 and 65536 ",,"uUP''"'" can be generated this way. The number of samples must 
also be a multiple of 16. 
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Packet sampling 
When sampling is turned on, the total number of samples is counted, and sampling is not 
turned off before a multiple of the specified number of samples is taken. This ensures that 
the last packet of samples is completed before sampling ceases. Sampling is turned on 
at the beginning of a second, and turned off at the beginning of the second following the 
completion of the last pacicet. 
Between 16 and 65536 samples can be generated this way. The number of samples must 
also be a multiple of 16. 
All sampling modes are illustrated for comparison: 
seconds 
full second 
sampling 
burst 
sampling 
packet 
sampling 
8.2.3 Sampling Control 
1111111111111 
III IIII 
2 seconds of samples 
2 bursts of 4 samples 
Sampling control determines when the generation of samples is started or stopped. The following 
choices are available: 
Continuous sampling 
Sampling is turned on v'vith the beginning of the next second, and left on until manually 
stopped. When stopped, sampling is turned off at the beginning of the following second. 
(This is identical to the operation as before the improvents.) 
Deferred sampling 
Sampling is turned on at the start time, and turned off at the stop time, both at the beginning 
of the specified second. 
Interval sampling 
At the beginning of each interval, sampling is turned on for a certain length of time, then 
turned off for the rest of the interval. This is then repeated. The number of seconds for 
the interval length and the on time can be specified. Sampling is turned on or off at the 
beginning of a second. An interval length of 0 s turns interval sampling off. 
The different methods of sampling control are illustrated: 
seconds 
continuous 
sampling 
deferred 
sampling 
interval 
sampling 
siop 
11I11111111111 
start : 
l 
stop j 
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As shown on the diagram above, when sampling continuously, sampling is turned on and off 
at the beginning of the second following the one in which it has been started or stopped. In 
deferred mode, sampling is turned on at the beginning of the specified second, and turned off at 
the beginning of the specified second. In interval mode, sampling is turned on for the speCified 
number of seconds at the beginning of each interval (here: interval length 6 s, on time 2 s). 
Deferred sampling and interval sampling can be combined. In this case, interval sampling is 
performed between the start and the stop times given with deferred sampling. 
8.2.4 Examples of Using the DSM Sampling Features 
The following example combines burst mode sampling synchronised to the mains, started and 
stopped at specified times. As long as sampling is started, 4 samples are tal<en at the beginning 
of each second. The sampling frequency is a multiple of the mains frequency. 
seconds J '--_--''--_--' '--__ -' '-__ ...... 1... __ -1'---_-' '--_---' 
deferred s1o
piL. ____ _ 
mains 
, , 
samples IIII IIII IIII IIII 
Here deferred and interval sampling are combined. Samples are taken during the on-time of each 
interval. The on-time of the last interval is shorter because sampling was stopped. The sampling 
frequency is a mUltiple of the mains frequency. 
seconds 
start stop 
deferred 
interval onl off I onl offi onr1 
mains 
: : 
samples I I I I I I I I I I I I I I I I I I 
Interval and packet sampling are combined in this example. At the end of the on-time of each 
interval, the last packet is incomplete; sampling is therefore continued until the speCified number 
of samples are taken. Shown are 3 samples per packet and 2 packets (or 1 packet with 6 samples 
per packet). 
seconds WUWL 
on 
interval 
mains 
samples 
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8.2.5 Timing Issues 
8.2.5.1 Turning the Sampling On or Off 
When sampling is turned on or off, the current sample pulse is always completed. The active edge 
of the sampling clock is the rising one. In both example 1 and 2 in the timing diagram below, 
sampling is not enabled or disabled before the next riSing clock edge of the internal sampling 
clock. With the lowest possible sampling frequency of 12207 Hz, the first sample can be delayed 
up to 81.9 us. Accurate time stamping is still possible because the vernier always holds the vernier 
time of the beginning of the current sample. 
internal 
sampling 
on/ofC1 
samples_1 
on/ofC2 
off I , . 
i------------.-i: 
____ 0--1n I , 
:---'-i 
------~Gl~~rl~--~----~---
onl offl~ ___ +-__ __ 
.. JII: 
__________ ~Il Il~ ____ _ 
8.2.5.2 CADU Display Updates 
The current DSM application sends the DSM status, system time, and system fundamental fre-
quency to the CADU at the rate of one per second. The CADU program stores the incoming data 
in a buffer, and displays the buffer contents at the rate of one per second. Because the update of 
the CADU'S display is not event-driven, network delays and a slightly differing clock speed on the 
CADU can cause the status display to not reflect the true state for the current second. For example, 
the time can occasionally increment by 2 s, which is balanced by an occasional increment of 0 s. 
8.3 FPGA Design 
The DSM was designed to be as flexible as possible with respect to the time base functions it 
provides. For this reason the circuitry of both FPGAs is loaded during runtime, allowing it to 
change to completely different timing circuits within a few seconds via the DSM setup on the CADU. 
Two new designs were completed to implement the sampling features described previously. These 
choices exist for the DSM timing circuitry: 
Continuous_old 
The same functionality as it was implemented by CHART at the end of 1995. Starting and 
stopping the sampling requires a GPS receiver to be connected. This FPGA configuration is 
no longer supported. Its use is discouraged. 
Continuous 
All timing is based on the internal 1 s vernier counter. Hence, a GPS receiver no longer needs 
to be connected for a fully operational DSM. 
ContBurstPacket 
As Continuous, but with added burst and packet sampling capabilities as described in sec-
tion 8.2.2. This option is recommended because it includes the functionality of the previous 
one. 
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8.4 GPS Receiver Operation 
A GPS receiver is an integral device for the operation of the DSM. To ease the use of such a complex 
device, functionality was added to perform a cold start, a warm start, and a re-initialisation via the 
CADU. To perform these operations, the DSM needs to be setup as master in the DSM setup of the 
CADU. DSMS not configured as master are assumed to have only the lpps and the serial-data-
in signals connected, but not the serial-data-out; i.e. such a DSM can receive data from the GPS 
receiver, but not send any to it. Therefore, a slave DSM will not attempt to send any control data 
to the GPS receiver. 
The following GPS receiver types can be selected: 
None 
No GPS receiver is connected, or a connected receiver is effectively disabled. No time recovery 
will be performed with any data received from the GPS receiver, and no data will be sent to 
the GPS receiver. The lpps signal, if present, will still be effective for locking the vernier 
time. Except for the lpps signal, this is equivalent to having no GPS receiver connected to 
the DSM. 
MX4200 
Magnavox MX4200. All data communication with the GPS receiver will assume this type of 
receiver being connected. 
The operation of the MX 4200 GPS receiver is described in detail in the manuals shipped with the 
receiver [132, 134], and in the application notes [135,137-139,141,143]. 
8.5 System Time and Fundamental Frequency 
New packet types have been introduced to broadcast the system time and fundamental frequency. 
Time and frequency are broadcast once per second, independently of the DSM application. Previ-
ously data packets had been used for this; now the use of data packets is entirely up to the DSM 
application software. 
In a system with multiple DSMS, oilly one DSM can output time and frequency information to 
the system (this is independent from the time stamping). The DSM will oilly broadcast time and 
frequency information if it is set up as master in the DSM setup of the CADU. It need not be started, 
but the frequency information is not available (Le. 0.0) if the SRM is operating in a way which does 
not allow determination of the mains frequency. 
The fundamental frequency can now be determined when the SRM is operated in either sync-to-
mains or free-running mode, as long as the zcross (mains reference) signal is available. When in 
sync-to-mains mode, the mains frequency is determined out of the setup munber of samples per 
cycle, and an average of the previously determined sampling frequencies. When in free-running 
mode, the mains frequency is determined out of the setup frequency by counting the number of 
samples in zcross periods while assuming that the sampling frequency is constant. Because the 
zcross signal is very noisy, the determined frequency is rather "jumpy". A moving average filter is 
applied to the zcross signal to smoothe out its jitter. Both SRM modes of operation make use of 
this moving average filter. 
8.6 Control Messages of the Standard DSM Application 
A control message is the way in which control information (Le. commands) are communicated 
from the operator throughout the CHART system. They can be sent to an application while it is 
running, to change operating parameters, or to initiate certain actions. 
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The following control messages have been made available \vith the standard DSM application: 
Enable/Disable sampling 
This tums sampling on or off, independently of the parameters given with the setup. 
Initialise GPS receiver 
Initialise the GPS receiver. This does not perform a reset of any kind, because it is assumed 
that a reset would take longer than the time which is available to execute a control message 
(<< 1 s), 
The driver software for the MX4200 GPS receiver recognises when the receiver is looking fOT 
initialisation after a reset, and initialises the receiver automatically. 
GPS receiver warm start 
Perform a warm start of the GPS receiver. This typically does not clear any internal settings 
which are kept over a power-down. No initialisation is performed after a warm start. 
GPS receiver cold start 
Perform a cold start of the GPS receiver. This typically clears all internal settings which are 
kept over a power-down. No initialisation is performed after a cold start. 
P ARlO outputs 
Allows control of the output bits of the PARro interface. 
8.7 Front Panel LED 
The LEDs on the DSM (and DAPM) front panels are used to indicate the status of the boards [11,12]. 
The DSM LED operations have been extended, and are now as follows: 
off Error. 
toggle l/s Normal DSM operation (DSM is started), 
off l/s for 40ms DSM operational but stopped, or initial setup not yet received. 
flashing> l/s DSM is reset. While the DSM software is loaded there will also be 
some fast flashes. 
flashes/pause The LED flashes on several times, then a pause follows. That is 
then repeated indefinitely. This is used to indicate an internal DSM 
error. This error is non-recoverable and the DSM software must be 
reloaded. The number of flashes is the error number. 
The following error numbers have been implemented: 
2 CPU overloaded 
3 MIX initialisation failure 
4 Repeated MIX failure to send a packet 
5 Completion of DSM test program (for produc-
tion) 
6 FPGA configuration failure (either FPGA) 
7 XC3164 FPGA configuration failure 
8 illegal FPGA configuration requested 
9 illegal GPS receiver type requested 
10 Serial output transmission failure 
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8.8 Operating and Application Layer 
The DSM now uses a similar structure for its software as the DAPMS ,·vith a division between 
operating layer and application layer. The application layer is a set of functions containing the 
user program. The operating layer contains the main program, internal functions, and functions 
which can be called by the application layer. The operating layer can be viewed as a set of library 
routines which can be called by the application. Every application consists of a set of routines 
which are called by the operating layer at certain times, like initialisation, or interrupts. The 
application must not contain a main program (function main in C). A number of functions which 
every application can make use of has been supplied "yith the operating layer. 
The DSM application currently shipped with CHART resembles the previous behaviour of the DSM, 
plus the improvements described in this document. Many characteristics described in here are 
under the control of the application; however, this is not specifically mentioned. 
Consult the CHART manuals [11,12] for further information. 
Any DSM application must prmide the following functions, and then be linked "\lith the object 
libraries provided to the complete DSP program. The variable PASSFAlL can be either PA.,)S or 
FAlL, as defined in the appropriate C header file. 
void App_lnit (void) 
Initialisation of the application. 
PASSFAIL App~Setup (void *setup) 
A setup has been sent to the application, setup pointing to the structure. The application 
should perform type and range checking, and return the result of the processing of the new 
setup values. 
P ASSF AIL App_Start (void) 
The DSM has been started. 
P ASSF AIL App_Stop (void) 
The DSM has been stopped. 
PASSFAIL App_Control (int controltype, CONTROLSTRUCT Hontroldetails) 
A new control value has been sent to the application, controldetails pointing to the control 
data. The application should perform type and range checking, and return success or failure. 
The types are defined in the appropriate C header files. 
void App_Service (void) 
This function is called as often as possible. The application can do whatever is wanted in 
here, but the processing time required to run through this function once must be far less 
than one second. 
void App_Service_ls (void) 
This function is called exactly once per second. The application can do whatever is wanted 
in here, but the processing time required to run through this function once must be far less 
than one second. 
8.8.1 Status Display 
CHART is supplied with a standard DSM application, which is described in its user documenta-
tion [11,12]. A new feature was implemented, that the DSM status is always output by the DSM 
application as soon as the software is initialised, even before the first setup is sent. The status is 
also output while the DSM is stopped, but the time and the mains frequency are not output. 
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8.9 CADU Software Updates 
This section introduces two new display functions for the CADU. Both are needed in order to obtain 
any feedback about the current operational state of the system, and therefore to make efficient 
use of the features described above. They were also invaluable for developing DSM software. The 
adoption of the CADU software (running under MS-Windows 3.1) was accomplished by Stephen 
Hunt, another member of the CHARTIll development team. 
The CADU software is organised as a generic framework, into which functions specific to the DAPM 
or DSM are loaded dynamically as a library. These specific functions include the display of the data 
by software running on the DSPs. 
8.9.1 CADU Date and Time Display (System Clock) 
A new display library, called system clock, has been introduced. It performs the same task as the 
system time display library, but displays the date as well as the time. 
8.9.2 CADU Display of the DSM Status (DSM State) 
These internal variables of the DSM can be displayed on the CADU by opening the "DSM status 
display" window: 
DSMon 
DSM master 
Sampling On 
Zcross detected 
SRMlocked 
Mains frequency 
detected 
RTC locked 
GPS msg received 
Satellites visible 
Satellites tracked 
PARIO In 
RTC time (Local) 
GPS time (GMT) 
-> YES 
-> NO 
-> YES 
-> YES 
-> YES 
-> 50.02 Hz 
-> YES 
-> YES 
-> YES 
->11 
->10 
-> 1110000 
-> Wed 13 Mar 199622:00:00 
-> Wed 13 Mar 1996 22:00:00 
Or, if for any reason some values are not available (time_t values equal 0, mains frequency is equal 
to 0.0, or satellite numbers are negative), the respective lines show: 
Mains frequency 
Satellites visible 
Satellites tracked 
RTC time (Local) 
GPS time (Gl\f[) 
->* 
->* 
->* 
->* 
->* 
"DSM on" shows whether the DSM is currently started, "DSM master" whether it is configured as 
master, "Sampling on" whether sampling is currently on, and "Zcross detected" indicates whether 
the DSM has detected a zero-crossing signal on the "Ref" front panel input. 
"SRM locked" shows whether the SRM is currently locked to the reference (zero-crossing) signal. 
This will always be "No" without a zero-crossing signal. Because of noise on the reference signal, 
tills usually flickers somewhat. The SRM is deemed locked when the difference between the 
actual and the expected zero-crossing is below a certain threshold. 
The mains frequency displayed is the one of the signal connected to the DSM "Ref" input; no 
frequency will be displayed without this signal. If the SRM is operated in free-running mode, the 
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frequency display can be much more unstable than when the SRM is operated in synchronised~to" 
mains mode. 
HIpps detected" and HGPS msg received" indicate whether the DSM receives a signal, and 
whether any message has been received over the serial interface over the past second. "Satellites 
visible" and "Satellites tracked" are the number of satellites visible to the GPS receiver, and how 
many of those are tracked. 
"RTC locked" means that the DSM vernier is synchronised to GPS time. The vernier is used for 
time stamping with a resolution of less than I s (time stamping with a resolution of 1 s does not 
require a vernier). Synchronising the vernier requires a Ipps signal. As long as the Ipps signal is 
available, the accuracy of the time stamping is always the best possible, which is approx. IllS. Not 
using the vernier does not reduce the time stamping accuracy - only the loss of does. The 
RTC is deemed locked when the actual number of vernier clocks differs less than a set threshold 
from the e:A'Pected value, with Ipps used as reference. The threshold is set to approx. 
±300ns. Refer to section 8.10 for the implications on synchronous measurements. 
"RTC time" is the time as maintained by the DSM, and used on the time stamping bus (TsB) and 
broadcast to the rest of the system. "GPS time" is the time as received from the GPS receiver. If 
the GPS receiver is connected, operating, the receiver type is selected correctly, and "use GPS" is 
enabled in the setup, the GPS time vvill be transferred to the DSM'S RTC time. GPS time is always 
displayed in GMT (GreenWich Mean Time, i.e. time zone 0). RTC time is displayed as local time. 
"PARIO In" is a binary representation of the 3 event inputs, and 4 parallel inputs. The bit order is: 
event inputs parallel inputs 
bits bits 
2 I 0 3 2 1 0 
resulting word 
6 5 4 3 2 1 0 
The event inputs represent the actual10gic level; if the input stage is not supplied with power the 
result is "1". The parallel inputs are "1" when theinput LED is powered up. 
8.10 Synchronised Measurements with CHART 
This gives a brief description of a possible setup for synchronous measurements. Application note 
001 [106] contains a more detailed example of setting up two CHART systems for SyTIchronised 
measurements. This application note is reproduced in appendix A. In the following it is assumed 
that the signal sources are too far apart for using one CHART system for both signals. 
Two separate CHART systems are required. They both need their own GPS satellite receiver at" 
tached. For a reliable and accurate time stamp the RTC of both DSMS needs to be locked, see 
section 8.9.2 for details. The coarse time (date, hours, minutes, seconds) also needs to be equal 
on both units, which is ensured when a valid time has been received during the previous second 
(HGPS time"), and the use of the GPS receiver is enabled with the setup. Receiving a time from the 
GPS receiver itself requires the receiver type to be correctly selected. 
If it is desired that the start of the sampling of both CHART units is synchronised as well as the 
time stamping, sampling control must be set to deferred sampling as explained in section 8.2.3. 
The SRM mode and the sampling mode have no effect on either time stamping or start sampling 
accuracy. The start accuracy is identical to the general accuracy of the time base. 
If the RTC of any CHART system involved in synchronous measurements is not locked, the time 
difference between the RTC times must be added to the time stamping error (and start sampling 
error) of all sampled data. 
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8.11 Conclusion 
This chapter has described a number of improvements to the DSM. Several new options for starting 
and stopping sampling have been added, and allow the sampling time, duration, and number of 
repetitions to be specified. Sample time stamping can also be performed in the absence of the 
signal from the GPS although the accuracy will be reduced to that of the DSM'S crystal 
osdllator. The GPS receiver can be restarted or re-initialised via the CADU. 
To offer a convenient indication of possible errors, the LED on the DSM front panel was pro-
grammed to display error codes by flashing in specific sequences. Display of all sampling and DSM 
status variables on the CADU was also implemented. 
For consistency with the other DSPs and to make use of the operating / application layer distinc-
tion, the software of the DSM was restructured to match the structure of the DAPM softwaxe. The 
application layer contains the user program, and the operating layer contains the main program, 
internal functions, and functions which can be called by the application layer. 
These changes improve the usability of the DSM, increase its functionality, and make it easier to 
extend functionality further. 
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Field Testing and Resulting 
Improvements 
chapter 9 
The CHART instrumentation system has been used in a number of situations to assist power com-
panies with investigating aspects of their networks. This chapter describes two such deployments 
with which the author was clirectlyinvolved, which are typical examples of applications of this 
system. The focus when undertaking these measurements was on the experience obtained from 
the process, rather than the data resulting from the measurements. 
The first application (section 9.1) tracked the ripple control signal which is injected at three dif-
ferent locations into the city of Christchurch's power supply network. The experimental setup for 
this application is described in some detail, to demonstrate how such a power instrumentation 
system is operated, and to highlight the significance of usability and reliability and the need for 
remote system access. 
The second application monitored the harmonic disturbances in a university department and the 
effect of an active compensation filter over a period of time. This was used to establish limits of 
the CHART system when used for sampling in the time domain. 
A number of issues were observed, especially with the set-up of synchronised measurements. The 
instrument did not always function correctly during the field tests, as is expected when testing a 
prototype system. When the system malftillctioned, further iterations of the tests were performed 
to identify the cause, therefore these malfunctions are described as part of the measurements, in 
section 9.1.3 for the ripple tests and section 9.2 for the measurements of harmonic disturbances. 
Other observations from the ripple field tests are discussed in section 9.1.4. 
As a result of these field tests, new programs were written for setting up multi-channel synchro-
nised measurements (section 9.3), analysing the reSUlting data (section 9.4), and capturing data 
in the time domain (section 9.2). A number of other improvements and fbees to the CHART soft-
ware are also discussed (section 9.2.1). Finally, to facilitate management and minimise the number 
of site visits required during sampling, remote access to the CHART system via the internet was 
implemented (section 9.5). 
9.1 Ripple Injection Measurements 
9.1.1 Introduction 
To investigate CHART'S effectiveness in measuring the output current and synchronisation of the 
ripple injection plants in Christchurch, CHART units were installed at two of the three injection 
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Figure 9.1: Injection of the ripple signal into the distribution system. Also see photographs 
on page 257ff. 
plants. To the current split between the Southpower and Transpower netvvorks, a third 
CHART unit was installed in the Papanui Transpower control room. Synchronous measurements 
can establish the synchronisation between two of the ripple plants, and data from all three systems 
can provide an estimation of the ripple current distribution in the network 
A ripple control through the electricity supply in Christchurch controls various functions 
like street lighting, peak load control, meter tariff changes, and heating control in some public 
buildings. For example, during periods of high load, water heating can be temporarily turned 
off. This ripple signal is synchronously injected at 3 points. Southpower, the local electricity 
supply company, was interested in establishing the output current of the injection plants, and the 
current split between the Southpower and Transpower networks. The Transpower network is the 
connection between the power generation plants and the city's distribution. 
This ripple is a 175 Hz signal superimposed onto the {nominal = 50 Hz power distribution 
system. It consists of a sequence of pulses of various length, resembling a bit pattern. Further 
information about this signal can for example be fonnd in [57]. 
A Simplified circuit diagram of the equipment used to generate the ripple signal is shown in fig-
ure 9.1. There are three injection plants in Christchurch (Papanui, Pages Rd, Halswell) which are 
synchronised to a master controller. 
Over time, to the network, particularly those made to meet increased demands, have low-
ered the network impedance. This would increase the injection current, thus perhaps overloading 
the coupling celL The possibility of a low impedance at 175 Hz somewhere on the network exists. 
If the plants are not correctly synchronised, the ripple energy would be drained by the 
other plants, because each of these plants has a very low impedance at 175 Hz. This also 
increases the injection current. 
Southpower contracted a consultant to determine the output current of each of the three injection 
plants and the phase differences between the plants, as well as verify modelling results obtained 
earlier by the University of Canterbury. While this was happening, Southpower also made the 
installation of two CHART nnits at the Papanui and Pages Rd substations possible, monitoring 
the magnitude, and later the phase, of the 175 Hz ripple control signaL Transpower made the 
installation of another CHART system in their control room possible, so that measurements could 
be ,'Vith all three systems sampling synchronously. 
Some photographs of the equipment used are presented in appendix H, starting on page 255. The 
first photographs show CHART installed in the substations, and photographs 13 and 14 show the 
ripple gear. 
9.1.2 Instrument Setup 
One sLx-channel system was set up at each of the Papanui and Pages Rd substations. The capabili-
ties of both system configurations were the same. The measurements were later extended, and an 
additional twelve-channel system was set up in the Papanui Transpowcr control room, to measure 
the ripple signal distribution over the Transpower/Southpower networks. 
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Figure 9.2: Synchronisation of two separate CHART units. 
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The six-channel CHART hardware configuration at each location included 6 RDCMS attached to 2 
DAPMS, a DSM, and a GPS satellite receiver with antenna, providing synchronisation as depicted in 
figure 9.2. 
At both voltages and currents of the red, yellow, and blue phases were measured of the 
respelctr\l e 66kV system. Points in the cabinet at each location represent the 66 kV buses through 
voltage and current transformers. The RDCMS were connected to these respective cabinet points. 
The injection equipment at both locations is housed in a simple purpose-built building with brick 
walls, no windows, and a flat re-inforced concrete slab roof. 
For the first day of measurements at Papanui, the GPS antenna was put up on the flat roof of the 
building. The GPS receiver had no problems tracking satellites. Afterwards the antenna was kept 
inside the which did uot seem to affect GPS operation. When moving the antenna inside, 
the number of visible/tracked satellites did not change. While a ripple control signal was being 
injected, the receiver did not noticeably malfunction. 
At Pages Rd, the GPS receiver was found to operate with the antenna located inside the building. At 
times only a comparatively small number of satellites were tracked by the receiver, but this could 
not be clearly attributed to the antenna being inside and must have been caused by other factors. 
Moving the antenna temporarily outside did not change the number of visible/tracked satellites. 
As at Papanui, while a ripple control signal was being injected, the receiver did not noticeably 
malfunction. 
Towards the end of the course of the measurements, a 12-channcl CHART system was set up at 
the Papanui Transpower control room. The hardware configuration included 11 RDCMS attached 
to 4 DAPMS, a and a GPS satellite receiver with antenna. The 12th channel could not be used 
because an insufficient number of fibre-optic cables were available. The GPS antenna was mounted 
outSide, at the entrance to the building. After initial problems with tracking enough satellites for 
time recovery, the receiver then supplied the DSM with GPS time. 
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9.1.3 Measurements of the Ripple Control Signal 
The first set of measurements was intended to capture the magnitude of the 175 Hz ripple control 
signal at both the Papanui and Pages Rd substations. The CHART systems at each substation were 
set up identically as detailed below. 
All DAPMS (2 at each location): 
Application 
Both DSMS (l at each location): 
Application 
Deferred sampling 
Start sampling time 
Stop sampling time 
Interval length 
Interval on time 
Sampling mode 
SRMmode 
Samples per mains cycle 
Sampling frequency 
Nominal mains frequency 
Number of samples 
Use GPS (if possible) 
GPS receiver type 
Vernier bytes 
FPGA configuration 
Master 
RTC time 
Re-initialise DSM 
-+ Ripple magn. meas. Vl.O (18/10/96) 
-+ ContBurstPacket Vl.6 (03/96) 
-+ yes 
-+ 17 Oct 1996 19:00:00 NZDT (+l3) 
-+ 18 Oct 199616:00:00 NZDT (+13) 
-+ Os 
-+ Os 
-+ Continuous 
-+ Sync to mains 
-+ 1024 
-+ 50kHz 
-+ 50Hz 
-+ 1024 
-+ yes 
..--;. MX4200 
-+0 
..--;. ContBurstPacket 
-+ yes 
-+ not set 
-+ not set 
This first version of the ripple signal analysis software did not include the capturing of the phases. 
Therefore, only the magnitudes were recorded. 
There were no problems at the Pages Rd substation. At the Papanui substation, the GPS receiver 
malfunctioned and the whole unit recorded nothing. The DSM software could certainly have coped 
with a GPS receiver going offline (that is partly why the improvements described in chapter 8 were 
made), therefore the exact cause of the problem could not be established. 
When both CHART systems were restarted, an instance of the ripple control was recorded success-
fully by both systems. 
Both CHART systems were configured again as listed above, and set to record for a period of 2 
days. 
there were no problems at the Pages Rd substation. At the Papanui substation, the GPS 
receiver malfunctioned again, but data was recorded. In every case, all GPS receivers were func-
tioning correctly when the systems were set up. Unfortunately, because of the malfunctioning 
time source, the accuracy of the time stamping can only be assumed to have happened v\;1th the 
accuracy of the DSM'S internal oscillator. 
At this stage, new DAPM software became available which allowed the recovery of the harmonic 
information as well as the magnitude. The configuration of hardware and software was 
otherwise as before. The duration of the measurement was intended to be 7 days. Because of the 
long time, additional care was needed to separate the total amount of data into a large 
enough number of files in order to not exceed the iRMX file size limit of somewhat over 200 MB. 
Even without a file size limit, it is undesirable to create files several hundred MB in size, especially 
at a point in time when the average computer was an i486-class machine. 
The GPS unit at Papanui malfunctioned again and was replaced. At each location, one DAPM chan-
nel had lost synchronisation with the other channels. The situation at both substations was un-
satisfactory, and it was decided to restart both systems. The data files at Pages were later fmmd 
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to have zero length, therefore that unit was restarted again. The remainder of the data recording 
progressed satisfactorily. 
In the next set of measurements, a 12-channel CHART system was installed in the Transpower 
substation at to establish the current split of the ripple injection current between the 
Transpower and Southpower networks. Because channels are limited, to monitor as many buses 
as possible, only the red phase current of each bus was monitored. The instrument setup at the 
Southpower substations in Pages Rd and Papanui was unchanged. 
With the exception of one faulty DAPM channel in the Transpower instrument, data recording 
functioned vvithout problems. 
Finally, to test whether the apparently-random malfunctioning of CHART instruments at various 
times was connected with a less-than-ideal power supply, a UPS (uninterruptible power supply) 
unit was fitted to the two CHART systems connected at the ripple injection plants. Not taking into 
account unreliable equipment (the first GPS unit at Papanui), the use of UPSs solved almost all of 
the problems with the CHART gear. Because the mains frequency reference of both CHART systems 
was accidentally connected to the output of the UPS instead of to the mains supply, the data from 
these measurements was sampled at the wrong frequency. The use of the UPS still demonstrated 
the importance of a reliable power supply and/or UPS for such instruments. 
9.1.4 Results and Discussion 
A total of 1.8 GB of data was recorded during the field tests. An initial analysis of this data was 
performed with the new chartdat program (which is described in section 9.4). Results showed the 
principal usefulness of CHART for this type of measurement, and highlighted possible improve-
ments in the area of usability, reliability and data analysis. 
These field tests showed that the use of a UPS for each instrumentation system is mandatory if 
there are any doubts about the quality of the mains power supply. However, the malfunctioning of 
CHART at various times could not be completely explained by problems with the mains power sup-
ply. The exact cause could only be determined by more measurements in the substation itself, for 
example investigation of the influence of strong magnetic fields in the vicinity. This malfunction-
ing never occurred in the laboratory, and has not been observed during other field measurements 
with CHART. A repeat of an identical system configuration was performed in the laboratory and 
did not show any signs of malfunctioning. 
The process of up the sampling with the CADU was found to take up a substantial amount 
of time when mUltiple channels were involved. The CADU software was programmed generically 
to handle setting up every possible DAPM analysis software, in anticipation of possible future ap-
plications. To achieve this, the type and other associated values of every DAPM setup parameter 
was queried by the CADU for each DAPM channel. Because the CHART software was initially com-
pleted only to a stage where the principle functionality of the system could be demonstrated, few 
optimisations for speed or to increase practical usability had yet been undertaken. 
A large number of mouse clicks are required to set up one channel with the CADU. There are 
no facilities for on more than one channel at a time. It is desirable to double-check 
the configuration of each channel before the commencement of measurements, especially when 
multiple locations are involved, but there is no feature to list the current setup status of one or 
more channels. Therefore checking requires an equal number of clicks to setting up. Instabilities 
in the operating system underlying the CADU are an additional source of inefficiency. 
',,1ille it is possible to quickly record a period of data to the same previously configured file names 
by manipulating the DSM for enabling the generation of the sampling clock, this does not 
re-synchronise the DAPMS. In particular, it does not cause the last data package of the previous 
recording interval to be filled and correctly time stamped, and it does not cause the new recording 
interval to store its data starting with a new packet. To guarantee correct synchronisation, all 
DAPMS need to be restarted. 
A new program was written to address some of these issues, and is described in section 9.3. 
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Number Packetsize Number Number Data Notes 
Channels (128 points/cycle) Cycles Cycles ok Volume 
1 S 3000 3000 1.5 Ivrn 
3 S 3000 3000 4.SMB a 
6 S 3000 10lO/1100 3MB a 
12 S 7S0 2S0 1.6J1.1B c.b 
12 5 250 2S0 15MB c 
12 5 300 :<:: 200 l.4:MB c,b 
8 300 ~ 60·8 d 
7 300 ~ 70·7 d 
1 6 300 ~ 84·6 d 
a All channels on a single MIX baseboard. 
stopped with protection fault. 
C A further 6 channels are on a MIX baseboard with DSM. 
dData distorted, i.e. not recorded correctly 
Table 9.1: Time domain recording limits, given as number of mains cycles. Only the DSPs 
in use were loaded with software. 
The issues which required multiple site visits to investigate and rectify demonstrated the 
usefulness of connecting a power instrumentation system to the internet for remote management. 
This was undertaken for CHART and is described in section 9.S. 
9.2 ELEC Feeder Measurements 
The electricity for the Department of Electrical Engineering at the University of Canterbury is 
supplied from the university's ring feeder. Because of the large number of computers and their 
switch mode power supplies, the peaks of the supply's waveform are noticeably flattened. This 
provided a good testing environment for an active harmonic compensator which was developed 
by a local company. 
the compensator tests, a CHART system was connected to the feeder line, measuring volt-
ages and currents of all three phases. Of interest to the developers of the compensator was the 
static behaviour of the active filter over a period of at least a week, its effect under the differ-
ent conditions found in the department, and its transient characteristics. For the scope of this 
the undertaking provided an opportunity to apply CHART to collection of data in the time 
domain. This illustrated requirements for such measurements and resulted in the establishment 
of CHART'S limits for time domain recording. 
To record transients, time domain data needs to be stored instead of the harmonic data. At 
that point, there was no DAPM application for this. The existing DAPM application for harmonic 
analysis, harmac, was modified appropriately and called contime. The 8-to-1 FIR decimation filter 
was left unchanged. Data is output by contime at a rate of 128 points/cycle, 10 cycles/packet, and 
5 packets/so 
Because the vastly increased data rates of recording time domain data noticeably exceed the con-
tinuous limit of the Ppu, recording time domain data only works for a certain length of 
time. This length of time is heavily dependent on the number of channels involved. Essentially, it 
runs until all buffers are filled up. To maximise the limit, the HUB processor board of the PPU was 
""ith the maximum amount of memory possible. 
The GPS receiver did not work inside the building housing the utility. Because only a single instru-
ment was involved, highly accurate time stamping was not required. Sampling coherency between 
channels of the same Ppu is implicit in the design. No malfunctioning of any equipment was 
observed. 
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Number Packetsize Number Number Data Notes 
Channels (128 points/cycle) Cycles Cycles ok Volume 
3 10 500 500 0.8MB 
6 10 500 500 1.5MB 
12 10 500 500 3MB 
12 10 1000 630 5.4MB 
12 10 620 620 3.8MB 
12 10 650 650 4MB 
12 10 700 630 4.3MB 
Table 9.2: Time domain recording limits, given as number of mains cycles. This is after 
the implementation of asynchronous packet transfers. 
When examining the limits of recording time domain data, the values shown in table 9.1 were 
obtained. A 6-channel system could record up to 1000 mains cycles, and a 12 channel system 
perhaps arOlmd 100. A reliable upper limit proved too difficult to obtain. When examining the 
recorded data, the sample signal was not recorded correctly. This turned out to be caused by ring 
buffer overruns in the DAPM'S operating layer software. Possible solutions were identified as: 
1. Reduce sampling rate to 512 points/cycle. However, the butterworth filters in the DCMS only 
support 1024 points/cycle. 
2. Reduce packet size to 5 cycles x 128 points per packet. 
3. Modify the DAPM operating layer software to make the data package function call asyn-
chronous. Implementation would require a periodic interrupt, transferring data if the trans-
fer queue were not empty. 
The previous implementation assembled the data packet, and then looped until the last byte 
was transferred. This took too long, causing the buffer to be filled again before it was fully 
transferred. 
Because it is questionable whether the first two solutions could make the system operate reliably, 
the third solution was implemented, allowing the limits stated in table 9.2. With 12 channels, a 
minimum of 10 seconds (500 cycles of the mains) of time-domain data can be recorded reliably. 
It appears that the limits are mostly independent of the nmnber of channels, indicating that the 
limiting factor is closer to the DSPs than the HUB. 
9.2.1 Other Improvements to the CHART Software 
A number of other improvements were made to the CHART software in the course of the active 
filter measurements (section 9.2). 
A new gcc-based compiler for the Texas Instruments TMS320C31 DSP became available. Compiling 
the CHART DSP software with gcc showed a better performance of the front-end's syntactical and 
semantic analysis of the source code than the TI compiler. For several C constructions which were 
syntactically correct but almost certainly erroneous, gcc issued a warning whereas TI C gave no 
indication of a potential problem. These constructions include comparing variables which can 
only hold positive values for ~ 0, and shifting a 32 bit variable 10000 times to the right. 
The DAPM applications harmac and contime and the DSM application contbp were recompiled with 
the gcc compiler, and all potential problems were fixed. 
All data transfers between CHART CADUS and Ppus are handled by a library called chartnet. This 
library was programmed in such a way that it was expected to be platform independent, how-
ever this had not yet been tested. To increase the number of platforms which can be used to 
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interact with CHART equipment, the chartuetlibrary was ported to ix86 Linux and SPARe Solaris 
for use with the getsync program (discussed in section 9.3). The SPARe architecture is big en-
dian, whereas the ix86 architecture is little endian. This provided a good testing environment 
for the platform-independence of the CHART software, and several minor issues were rectified. 
Endianness-independence of software can never be relied upon until fully tested. This point was 
emphasised again when programming the chartdat program (discussed in section 9.4). 
From the point of view of and portability it is also important to design data structures 
so that they are optimal for different conditions. This affects the alignment of data in structures. 
I-byte values are never problematic. On a 3 Z bit architecture, storing values at an even 
address does not cause problems, but storing them at an odd address causes a misaligned mem-
ory access. Likewise, a 4-byte value at an address which is not divisible by 4 creates a 
misaligned access because the 4 bytes can not physically be accessed by a single access. On some 
architectures, including SPARe, this causes a fatal bus error. On other architectures, including 
M68000 and ix86, access to the 4-byte value has to be split into two separate accesses, decreasing 
execution speed. 
a+O A AI I I A 
a+4 BCD BCD B 
r-.,. -
: padding miS-CD al- 6 I I C D 
I 
-'- ~ 
a+8 C aligned C 
a + 12 D D CD 
Figure 9.3: Alignment of a data structure with members A to D in memory at address 
a. The left structure was padded with 2 unused bytes between members C and D. In the 
centre, the padding was suppressed with the packed keyword. This program will not run 
on all architectures. On the problems were avoided by swapping members C and D. 
To avoid these problems, compilers try whenever possible to align data if necessary by 
padding structures with unused bytes, as shown in figure 9.3. The order in which structure mem-
bers are entered into the structure is not irrelevant, and some of the CHART structures are not 
optimal in this respect. 
9.3 The Getsync Program 
The get sync program interacts with CHART HUBS and is effectively the equivalent of a CADU. It 
was programmed to address some of the issues identified in sections 9.1 and 9.2. 
The main feature is that multiple channels can be set up simultaneously and quickly (within the 
limits of the data transfer speed). Full control over the DSM is possible. Getsync is also designed 
to be portable across computer architectures, and is tested on ix86 Linux and SPARe Solaris, thus 
offering a stable working environment. It does not currently use a graphical user interface (GUI); 
this could be added later either by incorporating it into the program, or by implementing the 
GUI as a separate layer, calling getsync as a helper program. To retain maximum flexibility of 
application software, it is important that the non-GUI functionality is retained. 
Getsync is able to perform all steps necessary to efficiently handle a HUB system for measurements 
to be undertaken, namely: 
• Start/stop/reset processors 
• Load application software onto processors 
9.3. THE GETSYNC PROGRAM 
OPTIONS: 
-h,--help 
--hwi.nfo 
--ctrli.nfo 
--setupinfo 
--storeinfo 
--dump SET 
-R,--reset 
,--load 
-U, --update 
-S,--start 
-T,--stop 
--Load 
[OPTIONS] PPU [PPUJORT] 
Jun 1998 GNU getoptO 
[N] 
[N] 
show usage 
show hardware, all/start at --addr 
show software running, " 
show data sets, 
show app 5W controls, 
show app 5W setup, 
show PPU storage setup," 
show system time, use DSM --addr if given 
show system frequency, 
show DSM status (N times, default 1), " 
show DSM events (N times, default 1), " 
Displaying these DSM data sets is not (yet?) 
hex dump data set SET of DSP --addr 
(5ET+IOOO: hex, SET+2000: float, SET+3000: 
reset DSP --addr 
load --application into DSP --addr 
update DSP --addr 
start USP --addr 
stop'DSP --addr 
same as --reset --load --update --start 
rename data sets of DSP --addr 
turn sampling off/on (is DSM SW control) 
recursive! 
float 1 col) 
, --parclr VAL control DSM PARIO outputs (DSM SW control) 
sample N cycles in time domain (is DAPM SW control) 
--control NUM[,TYFE,VALUE] send SW control NUM, with TYPE + VALUE if given 
-~param NUM,TYPE,VALUE' send SW setup parameter NUM, TYPE, + VALUE 
--storesetup NAME:STORERATE:DSADDR[:DSADDR ... ] store datasets in file 
--storesetup NUM close storage setup NUM 
-d, --addr HWADDR 
--DSM 
--user NAME 
--passwd PWD 
--testloginout 
use this DSP address, multiple addresses separated by colon 
change --addrto root (i.e. all in PPU) 
repeat operation N times 
name of DSP application software to load 
change --appname, --addr resource default to that for DAPM 
(default) as --DAPM but for DSM 
use this name to log into PPU 
use this password to log into PPU 
test logging in and out 
HWADDR: X,X,X,X,X,X,X,X (trailing 0 can be omitted) 
DSADDR: HWADDR/N/DATASETNUM (N is ignored and can be left out) 
TYPE: as number (enum value) or string (as printed by -- ... info) 
VALUE: format depends on type 
*** 
** 
PPU name (as known by DNS) , or dotted decimal 
PPU Tep/IP port to use (default 59395) 
"a~u~u~: do not run some operations on some DSPs! *** 
might be special to the shell and must be quoted *** 
Resource files: getsyncrc, -/.getsync. 
Figure 9.4: The heJp output of getsync (when called with -h). 
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• Modify setup and control parameters of any processor, for example 
DSM: sampling frequency, times, duration, etc. 
DAPM: input scale factor, etc. 
• Configure DAPM chaunels for sampling and data storage (via their setup and control param-
eters) 
• Query any processor for its status, for example 
DSM: GPS time, mains frequency, etc. 
• Control the PARLO outputs of the DSM and display the value of the P ARLO inputs 
• Perform an operation on all, or on a given subset of processors 
In particular the ability of multi-chamlel operations is not available vvith the MS-Windows based 
CADU program. 
9.4 The Chartdat Program 
A new tool was programmed to analyse huge quantities of data more quicldy than the existing 
postcess utility, arid in a way which can be automated. Postcess can display data graphically and 
save it as text. Chartdat does not display any graphs, but can apply a number of operations to 
the data, and more importantly to parts of the data, and output the results. Results can then be 
processed by any graphing or analysis tool of choice. 
Chartdat is a command-line oriented tool, which makes it easy to port to other platforms, including 
those with a faster processor than an i'C86. It was originally developed when the average PC was 
a 100 MHz Pentium with 32 MB of memory, while fast SPARC workstations in the department were 
ruuning faster and had hundreds of MB of memory. Ports to Linux (for ix86 and SPARC), Solaris on 
Spare, and MS-DOS were completed. Ports to other platforms would be easy to develop because 
the programming is compliant ,"lith the ANSI-C standard. 
Because chartdat does not require interactive operation, it is suitable for autonomous analysis 
of the data. The host it is running on can be of any supported type, can be significantly more 
powerful than either of HUB or CADU, and does not need a display attached (because chartdat can 
be run remotely, or autonomously). Data recorded by HUBS in different locations can be processed 
by chartdat if the data can be transferred over a suitable network (for networking see section 9.5). 
The operations which chartdat can perform are separated into actions and limits. Exactly one 
action must be and any number of optional limits can be applied to restrict the operation to 
a subset of the data. 
The available actions include: info (display all information about a data file), copy (copy a data 
file), view (display the contents of a data file, which is also possible with partial information about 
the statistics (display some statistics for each data packet in the file), and fix (fix a data file 
which was not properly closed, which happens when a CHART unit is shut down without deleting 
all data sets first). 
The statistical output computes some basic statistical values, such as mean and standard devia-
tion. This can be very useful when searching for values in the data which vary considerably from 
the average. 
The available limits include thresholds, times, and data sets. The threshold function outputs the 
time of every data packet with at least one value exceeding the given threshold. The data set limit 
restricts the action to a subset of the data sets present in the data file, and the time lilnit restricts 
the action to those data which meet the time limit. A time range limit is allowed as well 
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as a time list limit (the time list could, for example, have been created by a previous run with the 
threshold limit). All these limits can be combined with each other. 
Complete instructions on how to operate chartdat can be fmmd in the manual [107], which is 
reproduced in appendL'{ B. A practical example of the use of the actions and limits of chartdat is 
in the next section. 
9.4.1 Analysing the Ripple Data With Chartdat - An Example 
This section assumes familiarity "'lith the chartdat program. For a detailed description please refer 
to its manual [107] or appendix B. 
When the ripple-injection signal is measured with a 6-channel system, where the 6 channels are 
connected to voltage and current transformers of a single 3-phase system, magnitude and phase 
information comprises approximately 50 MB/24 h of data. This shows the importance of 
able to analyse sample data efficiently. 
The duration of the ripple injection is, very roughly, one minute, and occurs on average once per 
hour over a 24 h period. The injection times are unknown in advance. With only 1/60 of the data 
being of interest, copying those data packets containing ripple data over to a new file considerably 
reduces the amount of data to be handled. 
To find the injection periods, chartdat can be used as outlined in this example. The injections 
show up the data sets of the voltage and current magnitudes as values significantly higher than 
the average value created by noise. The "statistics" action of chartdat gives the mean and standard 
deviation of aU values in a data packet. This action should be restricted to the data sets containing 
Mean and standard deviation of harmonic phase angles are irrelevant. The mean 
of those packets containing data of an injection should be noticeably higher than for the other 
packets. The actual value from the injection can be used to determine a suitable threshold. 
After a suitable threshold is chosen, this threshold is then used with the "display times" action 
and the "threshold" limit. The "threshold" limit filters out all packets which have at least one 
value the threshold. The "display times" action displays the times of packets, and must 
be limited to those data sets containing harmonic magnitudes. This reliably finds all packets 
COltltillming ripple injection data, and possibly a few more depending on the threshold used and 
the noise levels. 
The output, a list of times of those packets containing ripple data, is saved in a file. This file is 
then used in conjunction v,1th the "copy" action and the "limit times" restriction. This copies all 
packets which have a time equal to one of the times in the times list file. The "copy" action should 
not have a data set limit so that it copies the magnitude as well as the phase data sets to a new 
file. 
The result is a file which contains only packets with ripple inj ection data, and is approximately 1-2 
magnitudes smaller. The view action can then be used to output the binary contents of the file to 
tables of data in text format which can be imported into spreadsheets, graphing or mathematical 
software. 
9.5 Connecting CHART to the Internet and Other Networking As-
pects 
When measuring in more than one location'vith the intention of processing the acquired data at a 
centralised point in the data must be transferred continuously to the central proceSSing 
point. Dedicated connections via, for example, microwaves are too expensive and too inflexible. 
Using the internet is the best solution with respect to access points and setup costs. If there 
is no internet connection in the direct vicinity of the measuring location, as, for example, in a 
THE LIBRARY 
UNIVERSITY OF CANTERBURY 
CHRISTCHURCH N.Z. 
100 
CHART 
PPU 
CHAPTER 9. FJELD TESTING AND RESULTING n'.ll'IWVEMENTS 
-----" 
Telephone 
Line if\ Modems 
1---,--- \0 --c:::}-
To other PPUs 
Internet 
PPP 
SeNer 
Figure 9.5: Block diagram of an internet connection for a PPU. The boxed items on the left 
indicate the equipment at each remote measurement location. 
substation or switch yard, a serial connection like SLIP (serial line internet protocol) or PPP (point-
to-point protocol) can be used to the nearest internet access point. This serial connection can be 
run via modems over phone lines, which are generally readily available. If Ethernet networldng is 
installed at the measurement location, high data rates are readily available with minimal effort, 
and slow communication over serial lines is not needed. 
The amount of data which can be transferred over the network connection is dependent on the 
speed of the serial link, and the actual network speed. The speed of the serial line is limited by 
the modem speed, approximately 56000baud maximum (line dependent), whether data 
compression is used and what compression ratio can be achieved (data dependent), and the quality 
of the telephone line (location dependent). A very noisy line will not support as high a baud rate 
as a higher quality Hne. With a typical setup where CHART units are placed in substations, the 
network throughput is mostly limited by the quality of the telephone lines, which tend to be very 
noisy. 
If data security is of concern, data should be encrypted before transmission over the internet, 
although this will have to be traded off against the total processing power available to each CHART 
system and to the central processing station. 
The central processing is independent of the central display unit (CADU), and mayor may not be 
run on the system as the CADU. This allows maximum flexibility for the system with respect 
to utilisation of existing software as well as available hardware. The results can be displayed on 
the CADU while a fast machine somewhere else on the network does complex processing of all the 
data acquired at various measurement locations. 
For the purpose of a serial line as the transport medium for an internet-type network, two 
protocols are readily available: SLIP, and the more modern and more advanced PPP. Both are 
suitable for CHART, but ppp might be fractionally faster and offers error detection facilities. 
The operating system used for the CHART PPU, iRMX, only supports SLIP. Unfortunately, there were 
problems with the iRMX implementation of this which could not be resolved in conjunction with 
the iRMX technical support. Other solutions had to be found. 
Because software to run a serial line network is not available for CHART, an additional computer 
is used, which is cOTmected to the PPU via a crossed Ethernet cable and to the internet via a ppp 
modem connection, as shown in figure 9.5. This additional computer has the advantage of also 
being able to encrypt the data, allow encrypted control connections to the HUB, and act as firewall. 
ppp can easily be combined with encryption 
Before describing the network setup, the reader is reminded of these terms: 
route A path to a destination. If a destination is not fOlmd in the list of routes, the 
default route is used instead. A host route is a path to a particular host, a net route is a path 
to a particular subnet. The default route is usually a host route to the gateway host. 
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Figure 9.6: Several CHART units networked with a CADU and a central processing host. The 
CADU and the central processing host can be the same machine, but do not have to be. 
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subnet A local network connecting a number of machines directly with each other. A gateway is 
then used to connect this subnet to another subnet. In the dotted notation (xxx.xxx.xxx.xxx), 
the last number is commonly 0 for a subnet. 
gateway A host which connects 2 different subnets together. 
ARP Address resolution protocoL Each Ethernet interface has an associated hardware address 
through which it is addressed. To find out the hardware address, the sending host sends an 
ARP request which is answered by the addressed machine with its hardware address. 
proxy-ARP The same as ARP, but on behalf of another machine which is not physically connected 
to the local Ethernet network, but via PPP, etc. 
The setup of the PC which translates the Ppu's Ethernet to PPP (translation PC), and that of the 
PPP server, are not very complex. The packet routing of all systems involved must be set up 
respectively adjusted to the network configuration with the PPP link. In addition, the PPP server 
must service ARP-requests for all the translation PCs as well as all the Ppus connected to this server 
via these PCs. In detail, the setup is as follows: 
On the Ppu, a host route points to the translation PC, and the default route points to the ppp-server 
with the translation PC as gateway. As there are no other systems on this branch of the network, 
no further routes are necessary. These settings can be put in place automatically after booting. 
They are not the same as with a direct connection to the internet. Two command files change 
between the settings: serialstart. csd and serialstop. csd. 
The translation PC has a host route to the Ppu, and a default route to the ppp-server. As there are 
no other systems on this branch of the network, no further routes are necessary. These settings 
can be put in place automatically after booting. 
The ppp-server has a host route to each translation PC and to each PPU served by it. Its default 
route remains unaffected, and usually points to the gateway connected to the particular subnet 
the ppp-server is on. In addition to the host routes the ppp-server must answer ARP-requests for 
all connected translation PCs and Ppus on their behalf. This is necessary so that other hosts send 
their packets destined for a Ppu to the ppp-server, which will then forward them to the translation 
PC which will forward them to the PPU. 
Further infonnation can be fOlmd in r38, 51,90], and a good summary is in [114]. 
Which hardware and which operating system are used for the ppp-server and the translation PCs 
is irrelevant, as long as they offer Tep/Ip and PPP. All modern operating systems do this. 
Although irrelevant, the setup which was developed used the following equipment. The ppp-server 
and translation PCs are standard IBM-compatible systems running the UNIX-variant Linux. All 
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this software is freely available and incurs no licensing costs, and the hardware is among the 
cheapest available. As with all UNL'(-systems, the network functions are powerful, and the systems 
themselves are multitasking as well as multi-user. This means that the translation PCs can be 
logged into via telnet (or better ssh [207]), allowing remote-maintenance of the system as well as 
some remote trouble-shooting of the PFo. A Ivatchdog for the Linux system as well as for the PPU 
could be implemented easily on the linux system. linux is a very stable operating system, and the 
ppp semp is such that the link is automatically re-established in case it fails. 
The minimum hardware requirement for the translation PCs is: 80386, 4-8 ME RAM, 100-200 ME 
disk. For the ppp-router. a fast 80386 or 80486 should be sufficient. It is important that all serial 
ports are equipped with 16550A UARTs which have a 16-byte FIFO, otherwise characters might get 
lost at higher serial speeds. Up to 3 modems can be connected easily to an IBM-compatible pc, 
up to 4 if there is no mouse. After that, special multi-port serial boards have to be used. These 
boards require special drivers and only occupy one IRQ line for all the ports on the board. 
If a cable connection is feasible. the modems could be eliminated. The cable must be a null-
modem cable (Le. have crossed), and must also have the handshaking lines 
(also crossed). This resnlts in 5 vvires plus shield for the cable, including GND. 
9.6 Conclusions 
The two field tests provided experience in actual use of the equipment and lead to the identifi-
cation of a number of improvements in both functionality and usability. The tests also showed 
that CHARTill can be used for synchronous distributed measurements in the frequency and time 
domain. The measurements in the time domain established that 10 seconds of data could be 
recorded reliably with the amount of memory available in the CHARTill system. 
The ripple injection measurements showed the importance of a renable power supply, and there-
fore the need for a UPS when the quality of the supply .may be questionable. Another CU5LUiiLC'LH 
observation from these tests was that, for applications requiring many channels. major gains in 
usability conld be achieved by producing software which conldcontrol multiple DSMS and DAPMS 
at once. The program get sync was created to achieve this. Speed of data processing was improved 
by the chartdat program. which allows data filtering and automated analysis. 
If the eqUipment malfunctioned it conld only be examined and restarted on-site, which was some-
times inconvenient. This demonstrated the usefulness of remote configuration over the internet, 
which was also implemented. 
All the issues resulting from these field tests have been incorporated into the discussions on 
system requirements in chapter 4 and the checklist template in chapter 5. 
chapter 
Simulation of Quantisation Errors 
for Harmonic Analysis 
10.1 Introduction 
10 
Designers of instrumentation systems are interested in the extent to which each part of the sys-
tem contributes to the final error. Hannonic analysers report the magnitude and phase for each 
harmonic order, therefore the error for these instruments is the differences in both magnitude 
and phase between the values reported by the instrument and the actual values being measured. 
A typical structure of a harmonic analyser is shovvn in figure 10.1. The final error is mainly made 
up of contributions from: 
• ADC (analog-to-digital converter) quantisation 
• ADC non-linearities 
• Analog electronics non-linearities 
and is also influenced by: 
• Transfonn length (the length of the FFT, fast Fourier transfonn) 
• Oversampling ratio 
• Kumber of sample points (which is equal to transform length times oversampling ratio) 
• Digital filter (downsampling filter) characteristics 
This chapter describes simnlations of the errors inherent in the ADC quantisation with respect 
to their effect on harmonic analysis. The results provide designers of such instruments with 
information about the hardware required for a desired level of accuracy, and allow customers to 
assess the significance of resnlts. Average and maximum errors are of interest for both magnitudes 
and phases. A paper has been compiled about these simulations, and can be found in appendix A 
on page 170. 
The data acquisition stage (ADC) and fast Fourier transfonn (FFT) perfonnance are simulated with 
particular emphasis on phase recovery. Phase information is important for establishing harmonic 
power flows. TIle simulation variables are sample rate (samples per fundamental period) or FFT 
length, ADC width (bits), the ratio of harmonic to fundamental amplitudes, and the harmonic 
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Figure 10.1: Components of a harmonic analyser. The digital low-pass filter is present if 
Qversampling is used. 
order. Realistic known input values are fed into the simulation model, and the errors are calculated 
as the differences between the input and the output values. An ideal ADC is assumed for the 
simulations; other distortions resulting from non-linearities, sample and hold windows, etc. are 
not considered. 
Measuring current harmonics on power distribution lines presents the problem of a largely 
signal amplitude. For line currents it ranges from near 0 (no load) to typical full load levels, 
whereas the voltage signal is practically constant. Fault levels are higher for both currents and 
voltages. Although in the case of a fault the harmonic content is not of primary interest, 
the fault waveform is of interest for fault location applications. If transient capturing is not part 
of the objective of the instrument, the higher amplitudes of transients need not be considered. 
Automatic adjustment can be used to respond to changes in input signal amplitude, but has 
a number of disadvantages, which are discussed in section 4.3. The implications of a system 
without such adjustment are investigated as part of the error simulations in this chapter. 
Resolution in detecting the harmonics are a further potential problem, because the ampli-
tude of the harmonics may be orders of magnitude lower than the amplitude of the fundamental. 
Filtering out the fundamental causes the relationship of harmonic amplitudes to fundamental 
amplitude to be lost, and requires sharp filters which are expensive to implement with analog 
components. The simulations presented here investigate to what extent the presence of a large 
fundamental affects the recovery of harmonic amplitudes and phases. 
10.2 Theoretical Considerations 
Quantisation by the ADC adds error to the sampled values. If the input signal is not correlated with 
the quantisation levels of the ADC, the quantisation error is effectively random and uncorrelated, 
and behaves like additive noise. The input signal is uncorrelated vvith the quantisation levels if 
it is spectrally dense, that is, if a number of frequencies in the signal have amplitudes 
than the quantisation interval of the ADC. Also, any signal can be made to be uncorrelated to the 
quantisation levels by dithering. Dithering is adding a small amount of random noise to the signal 
before conversion. The amount to add is roughly comparable to the quantisation error 
If the ADC has an ideal transfer function as shown in figure 10.5, with a quantisation width of 
W, the quantisation error is uniformly distributed in the interval [-~; ~ ], and has zero mean and 
variance The quantisation noise power q is equal to the variance of the quantisation error 
(10.1) 
Since the quantisation errors in each signal sample are effectively random, the quantisation noise 
in the spectral domain is complex Gaussian, i.e. its real and imaginary parts are each Gaussian 
distributed with zero mean, and are statistically independent of each other ([24] section 9.2 p. 316). 
This is so because each spectral output of the FFT is a weighted sum of the signal samples input 
to the FFT, so the central limit theorem applies to the FFT outputs ([19] p. 325). The central 
limit theorem states that the distribution of the means of sets of samples from a population of 
independent variates approaches a normal distribution, independent of the distribution of any 
one sample set l170J. 
10.2. THEORE71CAL CONSIDERATIONS 
Figure 10.2: The error vector of the quantisation, Ek, as difference between the measured 
vector hI, of magnitude and phase, and the actual vector hk. Emk is the difference of 
measured and actual harmonic magnitudes El11k = I hI, I - I hk I, and EPk is the difference of 
harmonic phases EPk = Lhk - Lhk. k is the harmonic order. 
~~k ,,' 1--------, -... --.. ..... : Ek = hI, - hk EPk ' ~~------~----------~'----~ ; 
hk ." 
" , 
-
Figure 10.3: The trigonometry underlying the phase error EPk, to demonstrate the rela-
tionship of phase error variance to harmonic magnitude I hk I. 
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Since the quaritisation errors in each signal sample are uncorrelated with each other, the quanti-
sation noise in the spectral domain is white, i.e. the quantisation noise power q is spread equally 
across all frequencies, including DC1 . For an N -point FFT, the noise power in each output "bin" of 
the FFT is 1!r. The FFT output bins represent the magnitudes and phases of a complex-exponential 
decomposition of the input signal. The nth harmonic in the input signal appears in both positive-
frequency and negative-frequency bins in the FFT output, with the amplitude in each bin equal to 
half the amplitude of the harmonic, as described by the trigonometric identity 
1· . 
cosx = -(eJx + e-JX ) 
2 
(10.2) 
Therefore, when using an FFT for harmonic analysis, harmonic amplitudes are measured by taking 
twice the value of the positive frequency bins of the FFT output, and the noise power or variance 
for each harmonic except DC is 
Q = 4q 
N 
(10.3) 
Each harmonic component of the quantised signal can be described as a vector with an associated 
length (its magnitude) and angle (its phase). The diagram in figure 10.2 shows in cartesian form 
the true value hk. the measured value h~ arising from the quantised signal, and the measurement 
error 
(10.4) 
for each harmonic order k. The measurement results a harmonic analyser reports to its user are 
the magnitude and phase of h~. 
The statistics of the noise in the measured harmonics are those of the error vector Ek, which as 
previously noted has a complex Gaussian distribution. The statistical properties of Ek are the same 
for all k, except k = 0 (DC). Its magnitude has a Rayleigh PDF (probability density function) with 
variance Q, and its phase has a uniform PDF over the whole circle ([24] section 9.2 p. 316). The 
measured harmonic value 11k = 11k + Ek is complex Gaussian, plus a constant vector. Its magnitude 
has a Rician PDF ([24] section 14.3 pp. 533-534). 
1 Par cival' s theorem states that the total noise power or the FFT input equals that of the FFT output. The FFT output 
is a sum weighted h for each spectral bin, therefore the error power (variance) Emk is inversely proportional to the 
FFT length. Intuitively, for white noise, a higher number of bins take up less distance each. 
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Of interest to the user are the magnitude error 
(lO.S) 
and phase error 
(l0.6) 
The magnitude error Emk has a distribution of Rician form, but with the origin shifted by I 11k I. 
For large Il1kl (harmoniC power » noise power, l11kl » IEk!) the distribution of Emk becomes 
approximately Gaussian with a mean of zero and a variance of ~. For smalllhkl (not much 
than the noise power), the form of the distribution becomes skewed and the mean sig;niJtlGU1tly 
larger them zero. 
The trigonometry 
triangle shown, 
the phase error EPk is shown in figure 10.3. In the right-angled 
. (E ) IEkl sm Pk ---
- 111~1 (l0.7) 
vVhen the 
(10.8) 
The phase of the error vector is uniformly random over the full circle (as indicated by dashed 
circle in 10.3), but since the error vector phase is statistically independent of the error 
vector magnitude, the variance of EPk remains approximately proportional to the variance of I 
and inversely proportional to the true harmonic magnitude I hk I, for small EPk (Le. high 
noise ratio). 
From the foregoing discussion, the following proportionalities exist for the magnitude and phase 
errors relative to the transform (FFT) length N, the number of quantisation levels L, and the am-
plitude I hk I of the harmonic with order k. 
Magnitude error Phase error 
Dependence on variance std dev variance std dev 
Harmonic order k independent (10.9) independent (10.10) 
Harmonic 
ampli tude (I 11k I) independent (10.11) (10.12) 
(SNR 1) 
Number of quan-
tisation levels (L) 1 1 (l0.13) 1 1 (10.14) v L L2 i 
FFT (N) 1 (10.15) 1 (10.16) N N 
Table 10.1: Proportionalities for magnitude and phase errors. 
10.3 Simulation 
10.3.1 Model 
A system to and analyse harmonics is modelled as shov\'n in figure 10.4. Because the 
focus for these simulations is on the ADC, analog input circuitry like scalers and low-pass filters 
10.3. SIMULATION 
signal 
generator 
s(t) 
-
[ADC , ~ ha. rmonic 
I I I analyser 
hl(f)E:] 
h..-..--h-({-i Comp ~ h' (f) 
L-____________ _ 
h(f) 
Figure 10.4: Block diagram of the simulation model. 
h'(f) 
J 
Figure 10.5: The transfer function of the ADC model. For an ADC of B bits, there are 
L 2B 1 steps with a step v.1dth and height of w = 2B2_Z' Depicted is B = 3. 
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are not represented in the simulation. Their contributions to the frequency and phase errors are 
constant and can be compensated for in the spectnml. 
As the first stage in the simulation, a periodic signal h(f) is specified in the frequency domain. 
It is specified by an amplitude Ao at a frequency of 0 Hz (DC), and amplitudes Ak and phases Yk 
of tlIe fundamental frequency and its harmonic frequencies up to a maximum harmorric H. The 
time-domain signal s(t) corresponding to h(f) has the formula 
II 
s(t) Ao + I Ak sin(kt - Yk) 
k=l 
(l0.17) 
,,'ith H as the highest order harmonic present in the signal. The simulation creates samples of s(t) 
at regularly spaced times, 
samples .~l ( 3600 ) Lsn·--
11=0 N 
(10.18) 
where n is the sample and N is the number of points per period T of the fundamental 
frequency. ¥ is the sampling rate. The sample points of s(t) are evenly spaced by with the 
first point at t 0, and the last point a distance of ~ before t = T, or at t = N ;/ T. Repeatedly 
concatenating the sets of sample points results in a continuous signal. 
To simulate the effects of quantisation by an analog-to-digital converter, a quantisation function 
with a characteristic of the form shown in figure lO.S is used. Intervals in the input are rounded 
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to the same output value. The number of quantisation steps is determined by the width of the 
ADC in bits. For a \vidth of B bits, the number of steps Lis L = 2B 1, and the width and height of 
each step are w To simplify the simulation, it is desirable to keep the range of the input 
amplitude symmetric arOLmd zero. With an even number of steps and one step for the centre, one 
step remains which cannot be used by a symmetric transfer function. The function as used and as 
shown in figure 10.5 is odd-valued, and implemented ,·vith an input range of 1. All amplitudes 
are discussed with respect to 1 (unity). 
Within the scope of these simulations, no further digital filtering is performed. 
The result of the quantisation is then processed with a harmonic analyser, based on a fast Fourier 
transform. The harmonic analyser function returns the magnitudes and phases of the discrete 
Fourier spectrum of the signal being analysed, such that when analysing a signal s(t) with no 
quantisation noise, it returns the trne harmonic magnitudes and phases, h~ (S(hk» i1k (see 
figure lOA). The output of the harmonic analyser with the quantised signal Sf (t) is then compared 
vvith the true harmonic values which were used to synthesise the input signaL 
10.3.2 Simulation Parameters 
The simulations are performed with Octave2, a free open source program similar to Matlab. The 
model described in the previous section is run 'with a range of values, in order to examine the 
magnitude and phase errors in relation to 
1. harmonic magnitude and ADC width at a fixed harmonic order, 
2. harmonic ~HC'5H~l and harmonic order at a fixed ADC width, and 
3. FFT length and ADC width at a fixed harmonic order. 
The effects of ADC width and harmonic order are examined over several bands of harmonic am-
plitude relative to the amplitude of the fundamental. Each band is given by a lower and an upper 
amplitude limit. This banding is necessary because the harmonic phase error is inversely pro-
portional to the harmonic amplitude. If amplitudes are randomly chosen between an upper limit 
and zero, phase errors when the harmonic amplitude happens to be nearly zero dominate the 
simulation results, concealing the relationship between harmonic amplitude and phase error. 
Because the ADC input range is set to care has to be taken that the signal does not exceed this 
limit. The DC value is set to O. The amplitude of the fundamental is set to 0.5 (Le. the fundamental 
is given by 0.5 . sin(t)), and giving the harmonics random amplitudes with an upper limit of 0.025 
almost always produces signals with peak-to-peak amplitudes ~ ± 1. Therefore, the fundamental 
is at least 40 times than the largest harmonic. The effect of harmonic amplitUdes on the 
resulting error is examined by giving the harmonics random amplitudes within bands. Bands 
are set in decade starting with 0.025 and are one interval wide, i.e. bands are 0.025 
to 0.0025, 0.0025 to 0.00025, and so forth. Eacb band is examined separately, and for each band 
each harmonic is given an amplitude randomly generated with uniform distribution 
within the limits of the band. 
The sampling rate is specified to the simulating program as the number of samples per period of 
the fundamental frequency. The absolute value of the sampling rate does not matter because the 
simulation operates in unit time and frequency. The number of harmonics is set to 128 (including 
DC), a higher number than is expected to be of interest in real systems. Therefore the munber of 
sample points is set to because there must be at least twice as many samples as the Ull';llC:,:H 
harmonic of interest, to satisfy the requirements of the sampling theorem. The Fourier transform 
length is equal to the number of samples. 
Because of the finite numerical precision of the machine's arithmetic when calculating the the 
output of the FFT contains arithmetic noise. Harmonics whos magnitude is comparable to or less 
"http://www.octave.org/ 
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Figure 10.6: Non-zero mean error magnitudes at very low harmonic amplitudes Ak I. 
If the input magnitude is greater than the noise, the mean output magnitude equals the 
input; if the input magnitude is less than the noise, the mean output magnitude is greater 
than the input. Negative values of the noise variance are folded back into the side. 
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than this arithmetic noise level will be swamped by the arithmetic noise. The magnitude values 
reported for them are close enough to zero v..1thin the machine precision and many orders of mag-
nitude smaller than any real harmonic amplitude considered in this simulation, and therefore do 
not affect results. However, the reported phase values of these noise-harmonics are meaningless 
and effectively random over the full circle. Because the phases of the harmonic analysis are of 
particular importance and arbitrary values make a comparison of the phases of input and result 
difficult or impossible, amplitudes of 0 are never used. Instead of 0, amplitudes of 10-9 are used, 
which is sufficiently small to not affect results. The machine precision is approximately 10-16 (64 
bit floats). 
For each ADC Width, harmonic order, or FFT length under consideration, the process of creating 
a harmoniC signal, transforming it, and comparing the result with the initial value is repeated 200 
times. For the magnitude and the phase of the error, the mean and standard deviation of these 
200 results are calculated and plotted against the variable under consideration. 
10.3.3 Results and Discussion 
The results of the harmonic magnitude and phase errors as a function of harmonic order at a fixed 
ADC width are given in figure 10.7 for the magnitudes and in figure 10.8 for the phases. These 
graphs show that the error is independent of harmonic order, which is consistent with the theory 
(equations 10.9, 10.10). 
Mean and standard deviation of the magnitude error and mean of the phase error are independent 
of the ratio of the harmonic magnitude to fundamental magnitude (equation 10.11), but only down 
to a certain limit. The particular limit is related to the quantisation y."idth w of the ADC, or ADC 
width. When the harmonic magnitude is weli above the noise, the mean of the error is essentially 
zero. For magnitudes close to or below the noise level, the mean increases. 
The standard deviation of the phase error decreases linearly with decreaSing harmonic amplitude 
(figure 10.8 bottom), Le. the standard deviation of the phase error is inversely proportional to the 
harmonic magnitude. This is in agreement ,.yith equation 10.12. Again this is true only up to the 
limit of noise amplitude. The 2.5 .10-5 line is at 60°, not at 1000 • These results are understandable 
because magnitudes can not be negative. Adding random noise values with a mean of 0 to positive 
values that are smaller or 0 can not result in sums with a mean of 0 (see 10.6). This is also 
reflected in the standard deviation. 
110 CHAPTER 10. SIMUlATION OF QUANTISATION ERRORS FOR HARMONIC A,NALYSIS 
Another possible contributing factor to the non"zero mean of small harmonic is that 
when the harmonic amplitudes are less than the quantisation intervals of the ADC, the samples 
may no longer be uncorrelated with the quantisation levels, in which case the quantisation error 
is no longer random. Any such correlations can be suppressed by dithering the input signal, as 
mentioned in section 10.2. 
In any case, harmonics with magnitudes this low in comparison to the fundamental are unlikely 
to be of practical interest in a power distribution system, because their effect on power quality is 
negligible. 
Because figures 10.7 and 10.8 show that the spectral errors are independent of harmonic order, 
the sinmlation of the effect of varying ADC width is computed only at a single harmonic order. The 
5 th harmonic is chosen because it is commonly of interest. All other settings remained UU'LH'"H/,;'-" 
The results of the harmonic magnitude and phase errors as a function of ADC width at a sin-
gle harmonic order and at different harmonic magnitude levels are given in figure 10.9 for the 
magnitudes and in 10.10 for the phases. The mean of the magnitude error decreases with 
increaSing ADC yvidth and is zero for sufficiently large harmonic amplitudes. The standard devia-
tion decreases linearly by a factor of 2 per 1 bit increase in ADC width (doubling of the munber of 
quantisation steps), which is in agreement with the theory (equation 10.13). 
The mean of the harmonic phase errors is 0 for sufficiently large harmonic amplitudes. The 
standard deviation decreases by a factor of 2 per 1 bit increase in ADC Width, which again agrees 
with the theory (equation 10.14). 
The bottom graph in figure 10.10 is the most useful one for evaluating the phase recovery nOlrT","_ 
mance of a power quality monitor. For example, a system with an 8 bit ADC and 128 point HT can 
resolve harmonic of unit amplitudes between 0.0025 and 0.025 with a standard deviation 
of 1.5", and of amplitudes between 0.00025 and 0.0025 of 40°. A system with a 12 bit ADC has a 
standard deviation of 0.10 and 2° respectively. (The fundamental has a unit amplitUde of 0.5.) 
These amplitude values can be related to the total harmonic distortion, THD, which is used as a 
measure for the overall harmonic content in a signal. It is defined as 
(10.19) 
and usually given as a percentage. The THD can be used as a measure for the line losses due 
to non-linear loads. With an FFT length of 128, up to the 63rd harmonic can be recovered. As 
an example, the table below shows the THD values that would result from a system with the 
fundamental amplitude 0.5 and either 5 or 10 harmonics with an equal ampliUlde An and 
the remaining harmonics not present. 
Al 0.5 0.5 0.5 0.5 0.5 0.5 
An each 0.05 0.025 0.01 0.0025 0.001 0.00025 
2 n 6, THD 31.6% 15.8% 6.32% 1.58% 0.63% 0.16% 
2:s;n 11, THD 22.4% 11.2% 4.47% 1.12% 0.45% 0.11% 
As discussed in section 10.2, the phase noise power is proportional to the inverse of the transform 
length, therefore the phase noise standard deviation is proportional to }N' Figure 10.11 shows 
the phase noise standard deviation as function of ADC yvidth for various j:FT lengths between 64 
and 1024, and for two different harmonic magnitude bands. The distance between the lines is 
approximately constant and equal to .j2, which agrees with equation 10.16. 
An increase in FFT implies a corresponding increase in sample rate. When designing an 
acquisition system, this can be used to decide on a tradeoff between ADC width, and sample rate 
and computing power. The computational cost of an FFT is proportional to NlogN. 
10.4. DISCUSSION AND CONCLUSIONS III 
10.4 Discussion and Conclusions 
The effects of quantisation noise on the ability to recover phase information have been examined, 
and simulated with different parameters. The error for recovering phase information is deter-
mined by the quantisation noise introduced by the analog-to-digital conversion. The simulations 
confirm that the phase error is independent of harmonic order; all harmonic orders are equally 
affected. The magnitude error is also independent of harmonic order, and is independent of the 
magnitude of that harmonic, for magnitudes significantly larger than the quantisation noise mag-
nitude. The rms phase error is inversely proportional to the harmonic magnitude. 
Both magnitude and phase rms error are directly proportional to the size of the quantisation 
interval, or the inverse of the number of quantisation steps. Both are also proportional to the 
inverse of the square root of the FFT length. Both factors are intuitively understandable. The rms 
error in the signal is proportional to the size of the quantisation step, and the total error power is 
equally divided between each harmonic. 
These two relationships are the key factors for assessing the capabilities of a data acquisition 
system. To increase the precision of the instrument, either or both of the ADC width or the 
transform length (and therefore the sample rate) can be increased. The graphs in figures 10.10 
(bottom) and 10.11 indicate the relationships. 
The exact requirements of a data acquisition system depend on the particular application, but a 
system with 16 bit ADC appears unlikely to be required for power quality monitoring. A 12 bit 
ADC gives phase errors in the order of a few degrees, and an 8 bit ADC in the order of some tens 
of degrees; for harmonic magnitudes likely to be of interest for electricity supply applications. 
Making use of oversampling is also expected to increase accuracy, but was not investigated within 
the scope of these simulations. Further simulations could usefully be performed to include over-
sampling, and the effect of digital filters typically used in data acquisition systems. The use of 
some type of digital filter is required with oversampling to reduce the data rate by the oversam-
pIing factor. 
The effects of oversampling on magnitude and phase noise are equivalent to an increase in trans-
form length. Oversampling averages R number of points into each new value, reducing quantisa-
tion noise variance by a factor of R, or rms noise by JR. Amplifier and ADC non-linearities result 
in spectral errors whose amplitude is not affected by the oversampling ratio. 
The simple quantisation by the simulated ADC produces a flat distribution of noise over the spec-
tral range. Certain types of ADC exist which have a noise spectrum weighted towards higher 
frequencies, with a 6 dB/octave increase [227]. When used with oversampling, these ADCs push 
most of the quantisation noise to higher frequencies and out of the frequency range of interest, 
giving harmonic noise power approximately proportional to ~z, which is substantially lower than 
the ~ from simple quantisation. 
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Figure 10.7: Errors in the magnitude of the harmonics as a function of harmonic order, for 
fixed ADC yvidth and different harmonic magnitude bands. Each line represents a different 
band of harmonic magnitudes, as shown in the legend in each graph. The top graph shows 
the mean and the bottom graph shows the standard deviation of the error. 
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a fL'Ced harmonic order and different harmonic magnitude bands. Each line represents a 
different band of harmonic magnitudes, as shown in the legend in each graph. The top 
graph shows the mean and the bottom graph shows the standard deviation of the error. 
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chapter 11 
Advances in Techll0logy 
Instruments for power quality monitoring are of interest to both suppliers and consumers. For 
example, electricity supply networks can be permanently monitored for harmonic power flows, 
which take up distribution capacity for no real gain. Pollution limits, both legal and agreed, can 
be observed and policed, and pollution sources can be traced. The instrument's data analysis ca-
pabilities should be as versatile as possible, to suit different needs. Ideally, a number of selectable 
analysis programs which can be COnlmonly expected should be predefined, but there should also 
be scope for user-defined methods. For fixed installations with predefined scope, instrument ver-
satility can be reduced. A more detailed discussion of applications can be found in chapter l. 
Advances in processor performance bring with them new opportunities for instrumentation sys-
tems in terms of cost, and bandwidth. Preyiously, as shov>'ll in previous chapters, time-
stamping samples with an accuracy of 1 ].IS required the use of dedicated hardware. This could 
only be achieved with custom-built hardware, which is time-consuming and expensive. 
This chapter examines how technological advances affect instrumentation systems for power qual-
ity monitoring in particular. Some advantages are obvious - where one DSP was required per input 
channel some years ago, a single processor can now handle multiple channels. The biggest sav-
ings however can be achieved when it becomes possible to handle the sample clock generation 
and time stamping by software, possibly with the help of timing registers in the processor or the 
peripherals. 
The main requirements for power quality mOnitoring are continuous measurement and analysis 
of voltage and current vectors in power distribution systems. Of particular interest are harmonic 
components. A sampling rate of 5 kHz is sufficient for the 50th harmonic magnitude (50 Hz sys-
tem), which does not place a high demand on hardware. The recovery of phase angles for har-
monic power flow calculations with an accuracy of 10 - 100 is more demanding, especially for the 
higher-order harmonics. An even higher demand is placed on equipment when transients are to 
be examined, but this is not considered in this chapter. 
It is essential that the sampling of input values occurs simultaneously on all inputs, so the result-
ing values, which may for example represent several 3-phase systems in a s\vitch yard or across a 
power network, can be correlated with each other. The upper limit of allowable time error between 
inputs is determined by the application, and can be as little as 0.1-1 ].Is. 
Measurements at geographically different locations also require the same accuracy lilnitS, to allow, 
for example, harmonic power flow calculations. Instruments need to be closely synchronised 
over large distances. If the instrument is to be used for mOnitoring, it needs to have sufficient 
bandwidth in all processing stages to handle a continuous flow of data. In order to optimise data 
storage and retain relevant data, real-time online analysis is required. Ideally, the ability to preset 
trigger conditions for storing this data is provided. 
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Isolation requirements, as needed in a high-voltage switch yard enviromnent, can also put further 
constraints on instrumentation system design. 
A data acquisition system can be broadly described as having the stages 
sensor -->- ADC -->- processing -->- storage +-> analysis 
plus a suitable control mechanism for the sampling, the complexity of which heavily depends on 
bandwidth and accuracy requirements. The requirements of the ADC stage with respect to power 
quality monitoring are discussed in chapter 10. This chapter discusses the key processing issues. 
First, the effect of the substantial CPU speed increases in recent years is discussed in section 11.1. 
This is followed by a description of the key features of PowerPC, Intel Pentium/Xeon and AMD 
Athlon/Opteron processors and DSPs. section 11.2 then describes a series of code execution time 
measurements on a number of these processors. section 11.3 discusses factors about time stamp-
ing accuracy, sampling rate and synchronisation, that need to be considered for power quality 
monitoring. Issues for system design, including ADC, front-end and system configuration are 
discussed in section 11.4. The use of Ethernet to transfer time information is examined in sec-
tion 11.5. Four different system configurations of varying performance and cost are outlined 
in section 11.6, and are given of commercially-available hardware for building them. 
The suitability of different operating systems for the systems is discussed in section 11.7, and a 
general-purpose OS is shown to he an effective option. Finally, the features of some commercial 
data acquisition systems are outlined in section 11.8 for purposes of comparison and as alterna-
tive solutions in some circumstances. 
This topic is also examined in two papers, which are reproduced in appendix A. The first one on 
page 182 looks at the wider issues of system topology, and the second one on page 188 at CPU 
performance, sample and time stamping. 
11.1 Processor Architectures 
The trend to more complex processors and higher clock speeds is continuing, with both resulting 
in increased processor performance. Special instructions for signal processing, which were found 
only in DSPs 10 years ago, are now partially included in desktop processors like Athlon, P4, or 
PowerPC. 
Architectural features like caching, pipelining, and execution concurrency were introduced to im-
prove overall performance. These improvements however had a negative effect on interrupt la-
tency [218]. After continuous speed improvements, latency is in the same order as it was 20 years 
ago, when compared to improvements in speed over the same period. 
A 6502 microprocessor, clocked at 1 MHz in the legendary Apple][ computer, in the early eighties 
(20 years ago) could enter an interrupt service routine (ISR) in 5 cycles: pushing 2 bytes of address 
and 1 byte of status register onto the stack, and loading 2 bytes of ISR address (program counter) 
from memory. That is 511S. A 80 MHz PowerPC can enter an ISR in I11S, and it does require 
accepting the inconvenience of having to lock the ISR permanently into the CPU-internal cache. 
Faster PowerPCs are on the market, so the improvement is approximately one order of magnitude. 
In those 20 years, processor performance has increased by 3 orders of magnitude (a doubling 
every 2 years [190]). The important detail however is that latency has improved just enough to be 
able to reach power quality timing requirements. 
Improvements to performance have been provided in particular by an increase in memory cache 
(sizes of 512kB to 1024kB are common); pipelining, where the processors can fetch and examine 
a number of instructions and optimise their order or predict branches; and duplication of inter-
nal blocks which can then be used in parallel by different instructions. The complexity has also 
increased; this often goes with an increase in the instruction set. For example, the vector unit (al-
tivec) in the PowerPC, or the multimedia extension (mmx) or streaming SIMD extensions (sse/sse2) 
in the Pentium or 3dnow in the Athlon, speed up computations like FFTs considerably. 
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As well as the poor improvement in latency, a further dmvnside from the point of view of precise 
timing is the indeterminism of instruction execution times as a side effect of overall perfonnance 
improvement. The time taken for executing an instruction is to a large extent dependent on 
whether the instruction is already in the processor's cache. In the case of a cache the in-
struction will have to be loaded from main memory. The situation is more complex where there 
is a further cache between the processor's internal cache and the main memory. Processors also 
have the ability to load a number of instructions and then decide on the optimal sequence of 
executing them, which also interacts with the compiler being used. With knowledge of the proces-
sor's internal architecture and sequencing behaviour, the compiler is able to rearrange the order 
of instructions while still meeting constraints implied by the program. For the most time-critical 
tasks the "compiler factor" can be excluded by programming in assembler, e.g. interrupt service 
routines. The net effect however is that execution times become mostly statistical averages. 
A commonly used technique for embedded systems is to lock a code sequence into the internal 
cache. Some processors, e.g. PowerPC, allow this. Although it reduces the overall available cache 
size, it guarantees that the code which permanently resides in the cache is executed at maximum 
speed, and at a known rate. 
If the processor is used for time-critical tasks, any non-deterministic execution of CPU instructions 
becomes irrelevant if the amount of indeterminism is less than the timing accuracy required. 
Sections 11.3 and 11.4 show that this now appears to be the case \·vith modern processors. There 
is no longer a requirement for using DSPs for power quality computations. 
The remaining part of this section introduces a selection of microprocessors which can be used to 
build instrumentation systems, and their main characteristics. 
11.1.1 Power PC 
The PowerPC architecture was designed by IBM and Motorola around 1990. It is a rusc (reduced 
instruction set computer) design \'\o1th simple and modern features, and a low power consumption. 
The RISC that the instruction set is relatively easy to understand and use. The 
register layout is straightforward: there are 32 integer and 32 floating point all with 
identical functionality, plus auxiliary registers which every processor seems to have. 
In the 1980s, an analysis of the frequency of use of each instruction by a typical program discov-
ered that the instructions were almost never used. It was then argued that all complex 
instructions should be removed, and the execution speed of the remaining simple instructions be 
improved instead. As a side effect of this cutdovvn, die size and power consumption were reduced. 
Over time, more and more instructions seem to be reincorporated into rusc processors: Neverthe-
less, the general overhaul of the design leaves a programming model which is easy to work with 
as a permanent feature. 
The PowerPC is used by Apple for their range of desktop and laptop computers, and is commonly 
used for embedded systems in appliances which require reasonably high computing power, such 
as laser printers. In laser printers, PowerPC replaced the 680xO family many years ago (probably 
early-mid 1990s). 
The PowerPC provides multiply/add instructions which speed up signal processing computations. 
Such instructions were previously a prerogative of DSPs. 64 bit versions of the CPU are now 
available, and multi-processor systems are supported. Also available are versions for embedded 
systems, which typically have several peripherals integrated on the CPU chip. IBM makes a range 
of PowerPCs with integrated serial and Ethernet interface, SDRAM controller, and PCl bus con-
troller. Effectively this is a computer-on-a-chip, and is ideal for ground-up designs of flexible and 
extensible instrumentation equipment. 
Motorola also has a range of PowerPC chips with integrated peripherals for embedded systems. 
centred around a G2 core. The G6 is currently planned so these chips are not the state of the art. 
They are still fast enough for most power quality applications and do have the advantage of a low 
power consumption. 
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The PowerPC is well~supported by development systems and operating systems. Virtually every 
real~time OS has a version for PowerPC, and the support by Linux is probably almost as good as 
Linux's support for the x86 family. 
11.1.2 Intel Pentium/Xeon and AMD Athlon/Opteron 
The design of these processors originated approximately 25 years ago with Intel's 8086, a 16 bit 
CPU. The first IBM PC, still the dominant low-end computing platform today, used the 8088, a 
smaller 8 bit version of the 8086. Intel later renamed the platform to Pentium, followed by a 
number, for trademarldng reasons. The equivalent processor from iU·1D is called Athlon, followed 
by a designation to indicate speed. Xeon and Opteron are 64 bit versions from Intel and AMD re-
spectively. Multi~processor capable versions of both the 32 bit and the 64 bit models are available, 
from both manufacturers. 
A significant disadvantage of the x86 family is that its basic design dates to the early days of 
microprocessors, but cannot be updated for reasons of backwards compatibility. For example, the 
family uses a model of a single "accumulator" for arithmetic operations, which has not 
been repeated since the early 1980s. The low number of registers reduces performance and causes 
difficulties for programmers. Obviously, these processors have still benefited from technological 
advances, but they still require a relatively large number of transistors to achieve their current 
level of power. Partly because of the large number of transistors, some of these chips 
have a power consumption of 120W - PCs are equipped with temperature monitors and automatic 
shutdm-vn, because if the CPU fan fails, the chip will suffer thermal meltdown >vithin seconds. A 
key reason for the family's continued development is binary compatibility >vith legacy software. 
For any new designs not requiring this legacy compatibility, e.g. laser printers or internet routers, 
alternative families are usually chosen instead. 
However, despite of those disadvantages the x86 family represents excellent value for money, due 
to their production in volume. Software support for these processors is also excellent due to 
their ubiquitous nature. Every company which makes a real-time OS has this OS available for x86. 
Microsoft's general-purpose OS runs on these processors, and there is a reduced version available 
for embedded systems. Linux is primarily developed on x86, and there are also real~time versions 
and versions for embedded systems. A standard PC can be used as development system, providing 
a cost-effective way for almost all phases of product development. 
11.1.3 DSPs 
Digital signal processors are primarily intended for certain numerical computations on compara-
tively high volumes of data. Their instruction sets have always been optimised to allow efficient 
implementation of numerical algorithms. In the early years, floating point models had instructions 
to operate on floating point numbers, when general-purpose processors required an additional and 
optional co~processor to make these instructions available. Later, when the co-processor was in-
tegrated into the main chip, DSPs had more complex instructions like multiply-and-accumulate 
added. Usually, the same operation was faster on a DSP. Floating-point operations did not seem to 
have received the same level of attention with general-purpose CPUs (e.g. x86, sparc). However, it 
also has to be said that DSPs used to tend to trade a large mantissa for speed. The C3x/C4x from 
Texas Instruments for were strictly 32 bit only. 
To keep the device count down, peripherals like timers and ports are integrated to a varying 
degree. DMA is a standard feature in the higher-end models. The main DSP characteristic is 
summarised as: "DSPs are optimised to move data quickly from a peripheral to the DSP core . ... 
Many DSPs don't provide instruction-cache, but include high-speed on-chip memory that supports 
efficient program execution." [119]. 
In general, it can be said that DSPs are specialised and made for a particular purpose. Outside of 
embedded systems for which "cheap" and "small" are the key factors (like cellphones or modems), 
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they are only used as an add-on, a co-processor to a main processor. This is the case with the 
widely available DSP cards for PCs. There are no computers as such made which are based on 
a DSP, nor would this be desirable. Hence there are no full operating systems either, only basic 
limited kernels which serve specific purposes. 
The design of general purpose CPUs has been influenced by the requirements of compilers, high-
end operating systems, and the C language for creating those operating systems to run on these 
CPUs. Steve Underwood writes about Motorola's 56k DSP family".,. [doesn't have] an orthogonal 
general purpose instruction set, because that's not what DSPs are made for. '" the C compiler 
doesn't understand how to make use of the special DSP qualities of these chips, Since it's those 
very qualities you are normally using the chip for, using C makes limited sense." [221]. The 
implication that C compilers are not useful is overstated. There are C compilers for every DSP, 
and there obviously is a market for them. It does however highlight that generating good machine 
code from Cis difficult because of limitations inherent in DSPs, and that the resulting code is likely 
to be relatively slow. This may mean that time-critical parts of the software have to be manually 
written in assembler. 
One possible solution for embedded applications requiring more substantial OS support as well 
as DSP ftmctionality is to use two processors, and integrate them into the same chip for cost-
effectiveness. For example, such a dual-CPU chip, an ARM with integrated DSP, is used by HelioSoft 
in their VoIP (i.e, internet) telephones [53]. An embedded Linux runs on the ARM, with signal 
processing functions being offloaded onto the DSP. 
In the meanwhile, attempts to port Linux to the Texas Instruments TMS320DM64x and the Analog 
Devices Inc.'s Blackfin have been successful1 . In view of the aforementioned discussion about the 
suitability of DSPs for rumling general-purpose operating systems, the performance and commer-
cial applicability of this will have to be evaluated. 
Over time, features were copied between DSPs and general-purpose CPUs, and the distinction 
has, to some extent, become less pronounced. The Texas Instruments 6000 and Analog Devices 
blackfin families have more powerful instruction sets geared towards compiler and OS support. 
While the blackfin uses a RISC approach which should make compiler support straightforward, 
the 6000 is a VLIW (very long instruction word) design requiring very specialised new compiler 
technology. 
In any case, malting use of a DSP tn a customary hardware design requires expensive development 
systems and has drawbacks with respect to software development and run-time De-
velopment systems for general-purpose CPUs are more frequently used by application software 
developers than system programmers. As a general rule, DSP software development systems are 
only used by system programmers and the tools are not as advanced and bug-free. 
Making use of another CPU with a DSP as co-processor is too complicated and expensive. As 
demonstrated in the remainder of this chapter, a single processor provides suffident processing 
capabilities for a medium-sized power quality monitoring system. The OSP simply becomes super-
fluous. Development systems and compilers are more advanced for general CPUs. The compiler 
offered by TI for the C3x/C4x OSPs for example was lacking in key aspects, as were competitive 
products. There are first-class compilers available for e.g. the x86 and PowerPC families (and one 
of the best is even free of charge). Choosing a general-purpose CPU is more flexible and offers a 
much >",ider range of available off-the-shelf hardware and software. 
11.2 Benchmarks 
One of the major computational tasks for a power quality monitoring system is to perform FFTs. 
A benchmark has been performed for a number of common processors. The fftw library from 
http://www.fftw.hasbeenused[43-45].Itis available for several architectures and 
contains a benchmarking program. A special characteristic of fftw is that it performs a number 
Ihttp://deviceforge.com/news/NS9674515032.html 
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of tests at runtime on the target system to construct code which runs fastest under actual con-
ditions. This is a clever way to deal with the unpredictability of modern processors with respect 
to execution speed. Before any FFT can be computed, the code for it needs to be once, 
which takes for example the number of points as argument. For power quality instrumentation 
this does not create a problem because the type of FFT for any given task is constant once the type 
of measurement and evaluation have been decided upon. 
AJI tests were performed vvith 128 data points and with complex numbers, for both single and 
double sized floats. 128 points were chosen because it is the number as used for CHART. Proces-
sor optimisations were enabled where available. Some results are included with these processor 
features unused, for comparison. The Apple powerbook was operated under its native Mac OS 10 
(Darwin), which uses a Mach 3.0 kernel with operating system services based on 4.4BSD. All other 
machines were running Linux with a kernel around 2.4.20 and "vith the C compiler gcc 3.2 or 3.3. 
Threading was disabled on those computers with two CPUs, unless otherwise to get results 
which are valid for a single CPU. A "single" float is 4 bytes long (32 bits), and a "double" float 8 
bytes (64 bits). 
The hardware which was used for the FFT benchmarks is briefly described below. 
G4 
P3 
P4 mobile 
P4 
Apple powerbook G4, 1.25GHz, L2 cache 512kB, bus speed 167 MHz, Mac OS 
model M8981LL/ A. 
No-name desktop PC with P-III (Katmai) CPU, 450 MHz, cache 512 kB. 
Compaq laptop with P4 mobile CPU, 1.8 GHz, cache 512 kB. 
No-name desktop PC with P4 CPU, 2.4 GHz, cache 512 kB. This is not a hyper-
threading model. 
Athlon 1800+ No-name desktop PC ""ith dual ArvID Athlon XP 1800+ CPUs, 1.53 GHz, cache 
256kB. 
Opteron No-name desktop PC vvith dual AMD Opteron CPUs, 1.8 GHz, cache 1024 kB. 
During the FFT tests, 4 other CPU-intensive processes were running, creating a 
CPU load of 200%. When the benchmark was repeated on an unloaded machine, 
the results were the same. 
Xeon Dell PowerEdge 2650 Server with dual Xeon CPUs, 2.4 GHz, cache 512 kB. 
Ultra SPARC Sun 450 (4 X UltraSPARC-II 296MHz). 
During the FFT tests, 2 of the 4 CPUs were othen'lise occupied. 
The results are shown in table 11.1. The benchmark program was run several hundred times for 
each combination of CPU and options, and the results combined into a single figure. Sometimes 
the time reported by the benchmark was significantly above average, those values were discarded. 
As with any benchmark, results depend on many parameters and should always be treated vvith 
due caution. Although these benchmarks were performed while the processors were othenvise 
unloaded (except where noted), repeating them while other users were running their programs at 
the same time did not produce different results. 
A G4 processor is able to perform this FFT in '" 4.5 11S, and there is no speed difference between 
single and double floats. Making use of the processor's vector unit makes it more than twice as 
fast, but the unit is only available for single floats. 
A Pentium 3 at 450MHz needs'" 1411S when using the processor's optimised instructions, there is 
also no difference between single and double floats. This PC is current as of 1999, similar hardware 
is now cheaply available for embedded systems. It is interesting to note that enabling the use of 
additional instructions sse2) does not seem to have any effect. Perhaps they are used anyway 
when found. 
A Pentium 4 (mobile version) at 1.8 GHz needs a little under 211S for single floats, and a little 
under 3 11S for double floats. There are no more instructions in the P4 than there are in the P3 (if 
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CPU single double optimisations comment 
G4 1.25 GHz 4.4 lIS 4.4 lIS fma 
2.011S n/a fma, altivec 
P3 450:MHz 14.011S 14.4 lIS -
13.9 lIS 14.111S sse 
13.9 lIS 14.2 lIS sse2 doesn't have sse2 
P4 mobile loS GHz 1.93 lIS n/a sse 
n/a 2.S911S sse2 
P4 2.4 GHz 3.3211S -
2.S311S 3.30 lIS 
1.52 lIS n/a sse 
n/a 2.04 lIS sse2 
1.51 lIS n/a sse, threads not hyper-threading 
n/a 2.2211S sse2, threads not hyper-threading 
Athlon lS00+ MP 3.3011S -
(1.53 GHz) 2.2911S 3.3011S 
2.3411S . n/a sse 
n/a 3.3311S sse2 doesn't have sse2 
1.27 lIS 3.3011S k7 (3dnow) 
1.27 lIS 3.3611S k7 (3dnow), threads dual-processor 
Opteron 244 MP 2.7511S -
(loS GHz) 1.S311s n/a sse 
n/a 2.75 lIS sse2 
1.07 lIS 2.7611S k7 (3dnow) 
1.07 lIS n/a k7 (3dnow), sse 
n/a 2.7511S k7 (3dnow), sse2 
1.07 lIS 2.7611S k7 (3dnow), threads dual-processor 
Athlon64 3200+ 2.41 lIS 2.20 lIS -
(2 GHz) 1.19 lIS n/a sse fftw 3.1 
n/a 1.95 sse2 fftw 3.1 
0.9011S n/a k7 (3dnow), sse fftw 3.1, 32bit code 
n/a 2.43 lIS k7 (3dnow), sse2 fftw 3.1, 32bit code 
Xeon 2.4 GHz MP 3.3311S -
2.94 lIS 3.3511S 
1.40 lIS n/a sse 
n/a 2.1711S sse2 
1.46 lIS n/a sse, threads dual-processor 
n/a 2.1511S sse2, threads dual-processor 
ultrasparc 296 MHz 14.0611S 13.S611S 
Table 11.1: E'{ecution times of a 128 point complex FIT on various processors, using the 
fftw library and its bench program. On dual-processor machines (MP), threading was turned 
off unless noted. 
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CPU points single double optimisations comment 
P3: 128 8.02 lIS 14.3 lIS sse 1 
256 16.6 lIS 32.111S sse 1--
512 34.8 flS 74.6 lIS sse 1-
1024 92.7 lIS 205 lIS sse/-
Athlon: 128 1.2711s 3.34 lIS k7 1 sse2 
256 3.84 lIS 7.15 lIS k7 1 sse2 
512 8.04 lIS 16.25 lIS k7 1 sse2 
1024 17.3 lIS 35.3 lIS k7 1 sse2 
Opteron: 128 1.07 lIS 2.75 lIS k7 1 sse2 
256 3.1611S 5.86 lIS k7 1 sse2 
512 6.65 lIS 13.5 lIS k7 1 sse2 
1024 14.4 flS 29.0 lIS k7 1 sse2 
Table 11.2: Execution times of complex EfTs with varying number of points, using fftw. 
The hardware is as for table 11.1. 
anything, there are fewer), and the increase in speed fairly matches the increase in clock speed. 
P4-based boards for embedded systems can now be obtained easily. 
The speed of an Athlon XP is comparable to a P4. The P4 is a little faster for double, and the 
Athlon is about a third faster for single. The 3dnow processor instructions seem to have no effect 
for double. 
An Opteron 244 at 1.8 GHz is only fractionally faster than a P4 at the same clock 
spite its 64 bit architecture. The speed difference could possibly be explained by the 4 times 
cache size of the Opteron. However, Athlon XPs and Opterons have additional instructions over 
the P3/p4, which give a significant advantage of an additional 213 speed improvement. Unfortu-
nately, this is only effective for single floats. Considering its 64 bit architecture, tbe Opteron's 
performance for double floats is disappointing. However, if only single floats are required, which 
is generally the case for power quality applications, it is the fastest processor available by some 
distance. 
A Xeon at 2.4 GHz is comparable vvith an Opteron at 1.8 GHz. It is slower for singles, and faster 
for doubles. The Opteron is much more cost effective. 
Threading is a technique to utilise more than one CPU, or duplicated areas inside the same CPU, 
for the same program. Different parts (threads) of the program are executed on different hardware 
in paralleL Interestingly, threading does not seem to provide an advantage in this case. In some 
situations the use of threading even seems to slow the program dmvn a little. Computation of 
FFTs does lend itself to parallelisation, but perhaps a 128 point FFT doesn't suffiCiently benefit to 
result in an overall speed gain. 
Figures for an ageing Ultra SPARC are included mainly because the hardware happened to be avail-
able. Its performance is comparable to a P3-450. The Ultra SPARC and P3 are the only processors 
with identical performance for single and double floats, at least when computing a 128 point FFT. 
When applied to a power supply system, a new FFT has to be calculated every 20ms (50Hz system). 
Modern processors are more than three magnitudes faster than that. All contemporary processors 
complete the task in under 5 lIS. An outdated P3-450 is still under 1511s. These execution times 
need to be multiplied by the number of channels the instrumentation system is able to handle. 
Even if the number of points is increased, computation time remains within acceptable limits. 
As table 11.2 shows, a 1024 point complex FFT on a P3-450 takes about 20011S at double preci-
sion. Neither double precision nor a 1024 point transform length are needed for power quality 
applications. 
Therefore, the question of which processor is best for use in a power quality monitoring system 
should not be answered by processor speed at all, because they all provide adequate performance. 
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Questions of cost and the availability of development systems should be the most important fac-
tor, although the cost of the development system proportionally reduces with larger production 
volumes. The P3 should not be ruled out, because it also provides adequate performance, and 
might be available on boards for embedded systems with a low-power version. For a desktop 
system, however, the speed differences are significant. 
There should be ample scope for handling 48 channels, a modern operating system with data I/O 
functions for storage and network communications, and the generation of sampling clocks and 
time stamps on just one processor. A 64 bit CPU is unnecessary, and a 32 bit Athlon, P4, or 
PowerPC is sufficient. The best cost/performance ratio is offered by the Athlon, but ultimately 
other factors like power consumption or availability of off-the-shelf processor cards also need to 
be considered when designing instrumentation systems. 
11.3 Sample Timing Issues 
The first step for any data acquisition system is to convert an input value to a digital representa-
tion. This sampling process is initiated by a signal to the ADC (analog-to-digital converter) stage. 
Depending on the application, a data acquisition system may have many input channels, each of 
which has an ADC. Synchronous measurements require that the sampling on each input occurs at 
preCisely controlled instants. The maximum allowable uncertainty for this depends on the partic-
ular measurement being undertaken, and is often much shorter than the time benveen samples. 
For distributed power quality monitoring or harmonic state estimation, the time stamping accu-
racy of the sampling typically needs to be in the order of O.I-lllS. Harmonic power flow calcula-
tions compare angles at different nodes of the distribution network. 1" at the 50th harmonic 
is approximately equivalent to IllS. The samples need to be time-stamped with an accuracy better 
than IllS. 
For a 50 Hz system, a sampling rate of 5 kHz would be sufficient to capture the 50th harmOnic, but 
it is advantageous to use a power of two of the fundamental, e.g. 6.4 kHz (128 points at 50 Hz, no 
oversampling). 
Synchronisation of sampling, or channel coherency, is achieved by clocking all ADCs with the 
same signal. The ADCs must have a known and constant time after which the result appears at 
the outputs. The following tasks need to be performed: 
• sample clock generation 
• sampling at a mUltiple of the fundamental frequency 
• time stamping 
Sampling at a mUltiple of the fundamental frequency is not strictly necessary, but does signifi-
cantly reduce filter and HT computational requirements by eliminating windowing issues. 
It should be possible to perfonn all these 3 tasks by utilising a 32 bit counter register provided 
by the CPU. The counter is free-running with a snitably high frequency, about 50-100 MHz (or 
the clock frequency of the CPU), and pre-loaded with a value which, when decremented to zero, 
denotes an interval between samples. When the counter reaches zero, a sampling signal for the 
ADCs is generated, the counter is reloaded, and the ADCs are read. 
The sampling frequency is adjusted by changing the initial counter value. The actual mains fre-
quency can be measured by feeding a mains-derived and low-pass filtered zero-crossing signal 
into an interrupt input of the CPU. The mains frequency can be derived from the initial counter 
values and the mnnber of times the cmmter has reached zero. Calculating the mains frequency is 
not time-critical and should be performed outside the interrupt service routine. Using hardware 
counters for a mains-synchronised sampling clock is described in [101]. Obviously, any 
system should also alternatively allow for sampling at a fixed rate. 
126 CHAPTER 11. ADVANCES IN TECHNOLOGY 
Time-stamping is performed by generating another interrupt by the one-second output of the time 
receiver. In the interrupt service routine, the above counter needs to be read and the value stored. 
This allows the determination of the number of counter decrements per second, which can be used 
when reading the ADCs to work out the munber of counts which have elapsed since the beginning 
of the second. 
Of critical concern is the and latency of the interrupts, but a number of factors can be 
used to advantage. All counter calculations only involve simple integer calculations and need not 
be performed inside the internlpt service routines. The order of operations inside the interrupt 
service routines should be considered carefully. 
The interval of the 1 PPS signal can be considered constant. The counter frequency will drift, but 
not change abruptly. This interrupt should be assigned highest priority. If the counter frequency 
(~ CPU clock frequency) is calculated to have jumped by an unreasonable amount, the result 
should be discarded for this second. 
Like,vise, the zero-crossing interrupt may be masked by a higher-priority interrupt for a short 
time, < 20 lIS. The software can cope with this, combined with the assumption that mains periods 
do not change significantly for single cycles. A simple suitable low-pass or averaging filter should 
be used as well, which also eliminates jitter generated by noise. 
The sample clock interrupt is non-critical. When reaching zero, the counter generates an external 
clock signal and reloads, \vithout software. The ADCs can be read any time before the next sample 
clock pulse. 
A.n 80 MHz Power .PC CPU has an interrupt latency in the order of 1-2 lIS. 400 MHz versions are 
available, with correspondingly lower latencies. A large part of the latency is deterministic and 
can therefore be compensated for. An accuracy of < IllS can be achieved. 
It is therefore possible to perform sample clock generation and time stamping in software with 
the help of a suitable CPU register, while only placing a small to moderate load on the CPU, leav-
ing capacity for proceSSing of the data. A IllS accuracy (class T5) can be achieved with a tight 
integration of hardware and time stamping software. A 25 lIS accuracy (class T3) should be easily 
achievable with a modern operating system and current hardware, using a high-priority interrupt. 
11.4 System Architecture 
Power quality monitoring places a number of additional constraints on conventional instrumen-
tation systems. Switch yards, for example, are an electrically noisy environment and can produce 
potentially large voltage differentials in instrumentation systems. Signal sources are likely to be 
located many metres from a control room. This makes it impractical to carry signals to ADCs 
located in control/substation enclosures because of the induced noise. Instead, ADCs should be 
located close to the signal sources. If signal data is carried digitally to the control room, it is rela-
tively immune to noise and further signal degradation is prevented. The best noise immunity on 
switch yards is obtained with optical communications, which are available at low cost In the form 
of 1 GOM Ethernet. 
The requirements that have by far the greatest effect on the design of the overall system are the 
need to place ADCs close to the signal sources, and time stamping accuracy [108J. Previously, the 
cost of the time stamping hardware (GPS receiver, sample clock generation) and of the signal pro-
cessing hardware caused the concentration of these functions in one base unit. This necessitated 
the transmission of the sample clock to the separate ADC units and the return of the data digitally 
through a noisy environment, as shovvn again for comparison in the Simplified figure 11.1. The 
remaining part of this section introduces a new design which makes use of technologies which 
have become available since the design of CHART ill. A block diagram of this new design is shown 
in figure 11.2. Outlines of further designs emphasising different design goals are discussed as 
well. 
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Figure 11.2: A typical configuration of the proposed sampling hardware. The mains-ref 
unit may alternatively be connected to the site-PC. 
For measuring voltages and currents of a 3-phase power distribution system, 6-8 ADC channels 
are needed. Therefore, to be usable practically, the minimum number of channels in a system is 
6. At a sample rate of ",,50kHz (8x oversampling) and anADC width of 12 to 16 bit, the 
600-800 kbyte/s data rate is well within the capabilities of current CPUs, with computing power 
to spare. 
Oversampling, as in this data rate estimate, increases the bandwidth requirements. More band-
width is also needed for an anti-alias filter. The advantages of oversampling and are a 
reduction of computational requirements further on in the processing chain, and a reduction in 
analog front-end filter component size. 
A standard PCI (Peripheral Component Interconnect) bus is clocked with 33 MHz. A 32 bit word 
can be transferred in one bus cycle in burst mode, which carries an overhead of a few cycles. A 
single bus access takes approximately 4 bus cycles. This throughput is sufficient for many more 
than 6 ADC channels. Another research group in the Electrical Engineering Department2 manages 
to transfer in excess of 10l'vfbyte/s from custom-made ADC cards with DMA to a hard disk with 
FFT computations on a P3-800 CPU in a CompactPCI system [52]. 
Versions of the PeI bus with increased clock speed and 64 bit width have been specified, but have 
not experienced widespread use in desktop PCs. A new combined serial/parallel bus with 2.5 GHz 
2 Senior Lecturer Dr. Michael P. Hayes / Philip Barclay / et aI., personal communication 
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bus clock, PCI-Express, has a significantly improved bandwidth, and is set to eventually replace 
PCI. This amount of bandwidth is not likely to be needed by power quality instrumentation. PC 
bus systems preceeding PCI are no longer in common use. 
The more processing that can be performed in the front-end, the less bandwidth and computing is 
needed further on at the central processing and analysis stage. However the particular application 
will set a limit on how much can be left to the front -end. The tasks of generating the sampling clock 
and time stamping the samples, as described in the previous section, will need to be performed in 
any case. 
Designing inputs with auto-range hardware has the advantage of effectively increasing the ADC 
width and allowing a direct connection of a larger range of sensors or other hardware like current 
or voltage transformers. The disadvantage is that the cost of providing the hardware on the ADC 
card is significant. The front-end has to provide computing resources for implementing a peak 
detection of all samples. The input signal is disrupted during a change of range. Whether or not 
this is an issue depends on the particular application. Programming the system so that the range-
selection is fixed is not very different to using a separate input amplifier. The main disadvantage 
of requiring a programmable input range is that it may effectively preclude using off-the-shelf ADC 
cards. 
If a commercially available ADC card fulfils every other requirement, the need for auto-ranging, 
and the consequent cost impact, should be re-evaluated. In some circumstances, auto-ranging is 
not effective, for example where sudden large peaks are to be captured accurately and without 
being clipped. Auto-ranging is not needed for measuring voltages, or when the approximate cur-
rent level is known in advance. However, for continuous monitoring of varying current levels, 
auto-ranging significantly extends the effective ADC resolution. 
External pre-scalers may be appropriate for the application. These can be put into small cases and 
be battery-powered, with a mechanical switch operating on three to four signal lines at a time. 
Pre-processing the digitised data before transmission to a centralised analysis unit has several 
advantages. Depending on circumstances, a suitable noise-reduction or low-pass filter can be 
implemented. Compensation for certain non-linearities of the sensor will make post-processing 
of data easier. This can be sped up by using simple pre-computed look-up tables. A 16 bit ADC 
and 32 bit floating point numbers translate into a 256 kbyte table size, which is small by today's 
standards. While it is not essential to compensate at the ADC front-end, doing so presents filtered 
and corrected data as output of the ADC front-end, which reduces complexity and processing at 
later stages. 
At the minimum, it is desirable that the ADC front-end provides at least slightly noise-filtered data 
which is time-stamped with sufficient accuracy and corrected for sensor non-linearities. 
11.4.1 Front-End Design 
It would certainly be possible to custom-design all the necessary hardware in a way similar to 
CHART III, but it would likely be uneconomic. 
Instead of malting custom hardware which would likely be lmeconomic, front-end CPU systems can 
be based on one of the commercially available single-board computers. Besides a CPU and memory, 
these boards often provide at least one PCI slot and various peripheral interfaces, including RS-
232C, Ethernet, or IDE hard disk. Intended for use in embedded systems, the form factor is 
comparatively small, and a low-power version of the CPU is used. CPU throughput is therefore 
likely to be a little lower than in top-end desktop PCs. In other words, "a laptop with PCI slots and 
no case" is a reasonable description of the desired features. Some of the commercially available 
hardware suitable for use in a monitoring system is discussed in section 11.6. 
Using, in essence, a PC for this ADC front-end provides further benefits. Single-board computers 
are commercially available at comparatively low cost. Most of the software development can be 
done on a Pc. Software development systems are much more advanced for PCs and standard tools 
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can be utilised. Development for embedded systems is intrinsically more difficult and requires 
expensive specialised tools. 
Some custom hardware will need to be interfaced to this CPU, which is easiest when implemented 
as a PCI bus card. The custom hardware comprises the analog input stages, scale adjustment for 
auto-ranging, and ADCs, once per input channel, as well as those parts of sample clock generation 
and time stamping circuitry which can not yet be implemented in software. It is desirable that 
all required custom hardware is integrated on one or more PCI cards. If more than one card is 
required, all cards should be identical in design. Depending on the particular components used, it 
is possible to fit everything into a standard small form factor PC enclosure, or whatever enclosure 
is typically used by the bus system chosen for the front-end. 
For measurements involving more than one geographical location, accepted practise is to use a 
commercially available satellite time signal receiver as time base, e.g. GPS, GLONASS, or the planned 
Galileo. Some differences between these systems exist, for example GPS does not work indoors, 
whereas indoor operation is designed into Galileo. In the future receivers may be available which 
can utilise more than one satellite system for increased reliability, or better political independence. 
These time signal receivers supply coarse timing information (1 s and up) via a serial RS-232C in-
terface, and a digital one-pulse-per-second (1 pps) output accurately « 1llS) designating the start 
of a second, which must be interfaced to the time-stamping circuitry. If the time-stamping is im-
plemented in hardware, the 1 PPS signal will have to be supplied to all PCI cards via interconnecting 
cables. The propagation delay over these cables must either be identical at all locations or small 
enough to be insignificant. 
Flash memory is now available in capacities which are high enough to store the operating system 
for the front-end CPU, all the application software, and correction tables for a large number of 
sensors. The system needs to boot from this flash memory. Some single-board systems provide an 
IDE hard disk interface and/or a compact flash card interface, which any operating system should 
be able to access easily. The IBM/Hitachi Microdrive is a tiny harddrive which is physically and 
functionally identical to a compact flash card and can be used as a larger-capacity replacement. 
Power supply issues need to be resolved. Batteries can be used for continuous operation up to 
a certain time limit_ For permanent operation, a suitable isolated power supply must be made 
available. 
Environmental issues in terms of temperature, moisture, and electrical noise have to be consid-
ered. Unless the equipment is only expected to be used strictly indoors, it needs suitably rugged 
and moisture proof enclosures. Sealed rugged plastic cases are easily available. Shielding must 
be sufficient for the electrical noise present in switch yards or substations for reliable operations 
of digital systems. Appropriate attention needs to be paid to the shielding and noise-immunity 
of 16 bit ADC circuits or the effective resolution will be reduced. Although an off-the-shelf x86-
based computer is by far the most cost-effective computer system available, whether it performs 
satisfactorily under these circumstances needs to be tested. 
The two most viable candidates for a bus system are CompactPCI and PC/104. PCI3 is ubiquitous 
in desktop computers. The compact version is electrically identical, but uses a smaller connector 
and an approximately Eurocard form factor (100 x 160mm2). The base version operates at 32 bits 
and 33 MHz. 64 bit versions are common on high end boards, which may also operate at 66 MHz. 
PC/104 uses a 90 x 90mm2 form factor, a pin header type connector, and is electrically identical 
to the PC's ISA bus. The PC/104-Plus additionally provides a PCI bus, but so far only 10-20%4 
of PC/104 modules do. For some, or even most, applications, ISA would just provide sufficient 
throughput, but whether its deployment at this point in time is sensible is questionable. The 
board size of PC/104 may turn out to be a limiting factor. 
Both CompactPCI and PC/104 are suitable for building a compact arrangement of circuit boards 
which can be placed in a shielded enclosure, together with a battery if desired. The sealed plastic 
cases known as "Pelican cases" s should be considered. 
"http://www.pcisig.com/ 
"http://www.pcl04.org/faq/ 
Shttp://www.pelican.com/ 
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When designing equipment, the number of available slots for a bus system is one of the factors 
that must be considered when deciding about its deployment. CompactPCI offers 8 slots, with 
additional sets of 8 with the use of bridging circuitry. 3 slots would be taken up by the CPU, 
GPS, and optical Ethernet cards; the remaining ones are available for ADC cards. Assuming 3 ADC 
channels per card, a total of 15 channels per front-end can be implemented. This may provide 
more channels than are practically usefuL Any fewer than 3 ADC channels per card is likely not 
to be cost-effective. 
This is a further advantage of CompactPC! over standard PC boards, where the number of PC! slots 
tends to be limited to 5. With PC/I04, the maximmn number of cards which can be stacked up 
would only be limited by the maximum physical length of the bus signals. 
11.4.2 System Configuration Issues 
If more than one front-end ADC system is needed at the same location, the same satellite time 
source can be used to provide synchronisation. This becomes more economical with a larger 
number of channels per front-end. It is not as straightforward as having only one time source in 
the base station. However, the need for very time-critical transfer of ADC clock signals from the 
base station to the front-end disappears. With continually decreasing cost of GPS receivers, the 
possibility of prOviding each front-end with its own GPS receiver becomes a viable alternative. 
Data needs to be transferred from the front-end to the base station by some kind of network. The 
internet provides an array of hardware and protocols, the obvious choice being Internet Protocol 
(IP) over Ethernet., A 100M Ethernet link provides about 10 !Y1byte/s throughput, which is more 
than sufficient for power qUality applications. PC! cards with fibre-optic 100M Ethernet interface 
are readily available, and any operating system should be able to handle internet protocols. This 
is discussed further in section 11.5. 
The USB (Universal Serial Bus) [222] and IEEE1394 high-speed serial buses [75-77] are commonly 
found in desktop PCs. are primarily designed for connecting portable devices, most notably 
storage devices and digital cameras. Their bandwidth is several times higher than 100M (Fast) 
Ethernet, but their use would be restricted to the benchtop. They are not suitable for local area 
applications because of their maximum cable lengths of 5 m or less [168]. 
11.5 Networking and Time Transfer 
An alternative arrangement would be to transfer raw data to the central PC for processing. The 
maximum theoretical bandwidth of 100M Ethernet is ::::; 10 Mbyte/s. If 6-8 channels produce a total 
data rate of about 600-800 kbyte/s, the raw data of several dozen channels can be transferred to a 
PC over the same Ethernet segment. This would decrease the numerical processing requirements 
of the front-ends, at the expense of increasing it for a relatively cheap desktop Pc. ConSidering 
the low cost of dual-CPU PCs, this is certainly a viable alternative. If e.g. a 1 GHz Celeron provides 
sufficient computing power for a particular application, a whole computer can be purchased in 
a case the size of a CDROM drive. In case such a physically small computer is used, a 100M 
hub/switch will be required as well, which collects all the optical cables from the front-ends into a 
single twisted pair cable connected to the computer. Ethernet is the de-facto networking standard, 
and components for it are available abundantly and cheaply. 
As discussed in section 1 it can be desirable to use a sampling frequency which is a multiple 
of the mains fundamental. This necessitates that the actual mains frequency is known by the 
front-end's sample clock generator, but the measurement of the mains frequency does not have 
to be performed by the front-end itself. To reduce the hardware required by the overall system, 
measurement of the mains frequency can be performed by the site-wide PC to which all the front-
ends are connected. The frequency can then be transmitted via the Ethernet linlc, although there 
are limits to the accuracy of the time transfer which can be achieved with this. It is not necessary to 
do this every mains cycle because the mains frequency change per cycle is small. If a measurement 
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site has more than one power distribution system. each system might run at a slightly different 
frequency. Multiple frequencies can be measured by the site-PC and communicated to the front-
ends by TCP broadcast messages. If for any reason a mains-synchronous signal is required 
on the front-ends because of their specific design, measuring the mains frequency on the site-PC 
does not offer any advantage. 
The GPS receivers are also an area where costs can potentially be reduced. Instead of providing 
each front-end with a GPS receiver, a single receiver can be connected to the PC common to a 
measurement site, as shown in figure 11.3. A time-transfer must then be implemented from the 
PC to the front-ends. An obvious candidate for this is the network time protocol NTP [157-161], 
which was designed to perform this task over a network with unknown and changeable delays. It 
compensates for the timing characteristics of the network as much as possible. Each NTP node by 
default acts as both server and client, but in the configuration of figure 11.3 the server would be 
on the PC, with a client on each of the front-ends. 
The signal propagation delays are not negligible. The lower bound is the speed of light, at 
334 ns/l00 ill. This delay can be ignored if all sites use the same cable lengths with all front-ends. 
Alternatively, the actual delay can be compensated for. Building the system and the software with 
the ability to compensate for this delay is essentially necessary anyway: when relating data from 
different sites, the samples will have to be matched by their time stamps with some closest-fit 
method. In the delays of packets travelling over the Ethernet link exceeds the signal 
propagation time by one to three orders of magnitude. 
To reduce overhead and delays, NTP uses the UDP /IP instead of TCP /IP protocol. UDP does not 
have a connection state. The difference is in the number of packets required. For obtaining the 
time once: 
TCP, 8 packets: 
-+ open 
ack 
-+ request time 
ack 
- receive time 
ack 
-+ close 
- ack 
UDP, 2 packets: 
-+ request time 
- receive time 
Even if the TCP connection is kept per-
manently open, twice as many packets 
would be required. 
The characteristic of the Ethernet frame and IP packet handling largely determines the accuracy 
of the time transfer. Quality of service features of IP can be used to assign priorities to certain 
packets, and tp mark the NTP packets with a higher priority. This reduces latency by moving 
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them to the head of the transmit queue, and therefore increases the accuracy of the time transfer. 
This can for example be achieved with Linux by setting the respective routing options (package 
iproute2). Any intermediate network devices however would also have to forward these packets 
at the highest priority. Simple switching hubs (switches) are not capable of doing this, which 
effectively necessitates to equip the site-PC with a sufficient number of optical ports to connect all 
the front-ends directly. Alternatively, more expensive switches can be used. 
In principle, delays over Ethernet come from the time it takes for packets to enter the transmit 
queue, how long they stay in the queue, how long it takes to transmit them once they have reached 
the front of the queue, and time time spent in the receive buffer. The time it takes for a packet 
to go over the ",'ire is proportional to its size, and collisions on the physical link can cause delays. 
The timing of the interrupts for handling the IP protocol and the network card also have a large 
effect on overall network latency. 
The basic network diagnostic tool "ping" can be used to obtain an indication of packet transfer 
speed. Ping sends off a small packet with the meaning of "hi, are you there?", expects a response 
packet saying "yes", and outputs the round-trip delay. (The absence of a "yes" response is in itself 
a valuable diagnostic answer.) 
The round-trip time for ping packets between the aforementioned P3jDuron is ::::I25011S. The time 
for two Opteron computers linked via a switch is ::::1150 lIS. SoliCiting a response from the local 
computer itself cuts the physical link and network card drivers out of the loop. This can be tested 
by pinging either the local computer's own external network interface, or the localhost interface. 
The delays of a P3-450 are ::::I 13 0 lIS, and of an Opteron 244 (1800 MHz) under full CPU load ::::;4011S. 
There is no doubt that a faster CPU reduces the Ethernet latency. 
To assess the behaviour of NTP over a typicalnenvork, a number of NTP installations in active 
use were queried for their own assessment of accuracy and the networks' timing characteristics. 
The output which was produced by querying the NTP software is given in figure 11.4 and shows, 
among other things, the network delay, the difference (offset) of the remote and local docks, and 
the jitter of the network communications, all in milliseconds, and the estimated error for the local 
dock. Unless otherwise noted, the software in use was SuSE LimL':: 8.2 with xntp 4.1.1 for both 
server and client. 
Although the NiP jitter is sometimes reported to be as low as 1511S, it should not be seen as a 
typically achievable value. Low jitter is only reported if there is no other network traffic, which is 
unrealistic. With moderate network traffic, the jitter seems to be typically 0.5 1 ms. The accuracy 
which can be achieved decreases with jitter, and after some delay also with CPU load, which is 
not surprising. The first of the above 3 test cases shows that ::::11 ms accuracy can be achieved 
over a multi-segment LAN without special effort. A cable-modem link to the ISP's time server still 
provides an accuracy better than 1.5 ms. Connecting two computers was expected to result 
in a noticeably improved accuracy for the time transfer because the indeterminate delays of the 
intermediate network infrastructure devices are absent. However, the results are disappointing: 
as the third case above shows, the achievable accuracy is in the same order as for a LAN. 
Alternative algorithms to NTP exist [120,121]. Perhaps they are more suitable, but N'fP implemen-
tations are readily available and there seems to be little difference in performance: an uncertainty 
of 2ms over 1200km is easily achievable [120] with N'fP. The situation for power qUality moni-
toring is different: most facilities are smaller than 100 m, and the network topology is relatively 
simple. Both of these factors negatively affect NTP accuracy. 
An accuracy of NTP over distances in the order of 1 - 10 ms seems to be generally accepted. 
Caporaloni [23] found a typical rms value of 35 ms and that this value "looks reasonable when 
compared to the intrinsic limits of the Windows operating system". The processor speed of the 
hardware used is not given. Schmid [194] claims an average accuracy of 10 ms. NTP has benefited 
from speed improvements of computers and network over time. On LANs, reliable synchronisation 
to less than 1 ms has been demonstrated [161]. This however is three orders of magnitude away 
from less than 1 lIS. 
Considerable improvement is possible by optimising the Ethernet transport software, and linking 
it more closely with the NTP software. The basic aim is to prioritise the communication between 
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Setup: The NTP server on host cantva is mnning under VMS on a DEC computer. Host pukeko is 
a Unix machine. Both servers are reached from the client via a mnnber of sVvitches, some only 
10M. All on the LAN. 
Result: offset 1.2 ms/7501ls, delay 3 ms, jitter 15/100 llS, estimated error 700 llS 
ppp2Iroot[1]:~# ntpq 
remote st t when po~~ reach de~ay offset jitteT 
+cantva.canterbu 
*pukeko.cosc.can 
ppp2Iroot[l] :~# ntptime 
ntp_gettime() TetuTns code 0 (OK) 
2 u 
1 u 
29 
36 
64 377 
64 377 
3.147 
2.997 
1. 265 
0.746 
time c3d18f6b.62faSOOO Mon, Feb 9 2004 17:47:39.386, (.386632), 
maximum error 96523 us estimated eTrOT 688 us 
ntp_adjtime() returns. 0 (OK) 
modes OxO 0, 
offset 640.000 us, frequency -69.184 ppm, interval 4 s, 
maximum eTror 96523 us, estimated erTOT 688 us, 
status Ox1 (PLL) , 
time constant 2, pTecision 1. 000 us, to~erance 512 ppm, 
0.000 ppm, stability 512.000 ppm, jitter 200.000 us, 
0, jitter exceeded 0, stabi~ity exceeded 0, eTTors O. 
0.015 
0.109 
Setup: Using the ISP's time server via a 128 kbit cable internet connection. The time server is 
possibly not in the same city, and the software running on it is unknown. 
Result: offset 6001ls, delay 14.5 ms, jitter 2001ls, estimated error 1.2 ms 
hihilToot :-# ntpq -c 
Temote st t when po~~ reach delay offset jitter 
*dns2.paradise.n ntp1.cs.mu.OZ.A 2 u 423 1024 377 
hihi I root [1] : -# ntpti.me 
ntp_gettimeO retUI'ns code 0 (OK) 
14.482 0.585 
time c3d194c4.b6cdeOOO Mon, Feb 9 2004 18:10:28.714, (.714079), 
maximum error 314018 us, estimated eTTor 1172 us 
ntp_adjtime() returns code 0 (OK) 
modes OxO 0, 
offset 525.000 us, frequency -93.126 ppm, interval 4 s, 
maximum error 31401.8 us, estimated eTTOT 1172 us, 
status Oxl (PLL) , 
time constant 6, 
O. 
.000 us, toleTance 512 ppm, 
ppm, stability 512.000 ppm, jitteT 200.000 us, 
exceeded 0, stability exceeded 0, erTOTS O. 
0.201 
Setup: Two computers connected via 100M Ethernet directly with each other. The NTP "server" 
(hihi) was synchronised to itself, with jitter 81ls, estimated error lOllS. 
Result: offset 3.2ms, delay 500ps, jitter lSOlls, estimated error 800 lIS. 
TUTUITOOt[l]:-# 
Temote st t when poll reach delay offset jitteT 
*hihi.local LOCAL(O) 
TUTulroot[l] :-# ntptime 
ntp_gettime() retUI'ns code 0 (OK) 
11 u 60 128 377 0.505 -3.241 
time c3d19a7d.20283000 Mon, Feb 9 2004 18:34:53.125, (.125613), 
maximum error 53690 us estimated eTror 836 us 
ntp_adjtime returns 0 (OK) 
modes OxO , 
offset -2876.000 us, frequency 27.861 ppm, inteTval 4 S, 
maximum error 53690 us, estimated eTror 836 us, 
status Oxl (PLL) , 
time constant 3, 
O. 
1.000 us, toleTance 512 ppm, 
ppm, stability 512,000 ppm, jitteT 200.000 us, 
exceeded 0, stability exceeded 0, errors O. 
Figure 11.4: NTP peer timing. 
0.136 
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the NTP client and server. This can be achieved by a number of means to a varying degree. On 
a multi-tasking system, process-priority for the NTP software can be increased. Network packets 
associated with NTP can be given higher priority, by tweaking the packet handling code's param-
eters and/or by using quality-of-service features. The largest gain can be achieved by moving the 
time-critical part of the NTP algorithm, the time stamping of sent and received requests, to a high-
priority interrupt and possibly even away from the direct control of the operating system. This 
should not be too difficult. On a real-time OS for embedded systems pretty much all the software is 
tailor-made. On a general-purpose OS and PC-like hardware a spare interrupt should be available 
as well, but the time-stamping modifications need to be applied to the low-level Ethernet code. 
On a configuration with general-purpose OS positioned on top of a real-time base, time-stamping 
could be easier to implement. 
Most of these methods have been implemented by developers at ABB [202]. Depending on the 
level of accuracy desired [64], software and a high-priority interrupt are sufficient. The highest 
accuracy can only be achieved "'lith specialised hardware on both the client and server, but IllS is 
a possibility. 
An accuracy of ±2511S has been achieved by using hardware time-stamping on the NTP server, and 
an Ethernet hardware driver on the highest-priority interrupt running independently of the real-
time OS [202]. The hardware on the client side was off-the-shelf Ethernet. The NTP server used 
was integrated into a commercially available network switch which implemented time-stamping 
of packets in hardware and was equipped v\lith a low-drift oscillator. To reach IllS accuracy, time-
stamping of packets on the client must also be performed in hardware. No other network devices 
were permitted between client and server in either case. The network was running at 100Mbit/s 
(Fast Ethernet),using the standard SNTP protocol [157]. 
NTP is worth conSidering for power systems instrumentation, but its accuracy is limited with low-
cost implementations. The decision should be made on required accuracy and available budget. 
An accuracy of ±1 ms (IEC 61850 class Tl) can easily be achieved vvith off-the-shelf software and 
hardware over a LAN. A ±2511S accuracy (class 1'3) would require a spedaJised time server, which 
can be integrated into a network router. An accuracy of ±111S (class T5) requires specialised 
hardware and software for both server and client, and a restricted network topology. Although 
the network topology restrictions are mostly inconsequential in power systems practice, the cost 
of the componentry has to be weighed against the cost of multiple satellite time receivers. 
11.6 System Configurations and Third-Party Hardware 
In the previous sections of this chapter, advances in processor and network technology were dis-
cussed, and possible structures of a new data acquisition system for power quality monitoring 
outlined. In this section, four different system configurations are outlined with varying trade-offs 
between performance and cost. Some commercially available hardware which could be used to 
build these systems is given; this is not meant to be an exhaustive presentation, only an indication 
of what is possible and readily available. 
11.6.1 PC With Standard AID Converter Card 
By far the easiest and cheapest solution is to use a standard PC, commercial ADC cards, and a GPS 
receiver. The software supplied with the ADC card is probably useful, but further programming 
for time stamping and for to GPS is needed. Time stamping can be performed while the 
data is being read from the ADC card(s). An accuracy of IllS can not be achieved, but low millisec-
onds should be easy even vvith a general-purpose operating system. Using a real-time OS would 
improve the accuracy somewhat, but software development for such a system carries considerable 
cost. A hybrid real-time/general OS would be a worth-while compromise and should achieve a bet-
ter than IllS accuracy while maintaining the benefits of a general OS. Mains-synchronous sampling 
is possible as long as the ADC cards allow fine-tuning of the sampling frequency. 
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A setup like this would be suitable for deployment indoors, for example in a sub-station building 
or control room, where the signal sources are close enough to the PC to avoid signal distortion. A 
UPS (uninterruptible power supply) can be connected if desired. Connection to a LAN is straight-
forward. The possibility of WAN communications depends on the infrastructure available in the 
particular building. 
11.6.2 Off-the-shelf Hardware 
The general configuration of a system using off-the-shelf hardware is indicated in 11.2. The 
site-PC can be any PC with a general-purpose operating system. A large hard disk for storing col-
lected data, and perhaps an option for archiving/backup, e.g. a DVD recorder, is an advantage. An 
Ethernet interface is now almost always included. For connecting the front-ends, optical Ethernet 
cards can be fitted, or a switch vvith optical connectors can be used instead. 
For the front-end computer, a number of different bus systems are available. These should be 
evaluated in conjunction with the cards commercially available for them. Suitable contenders 
include CompactPO, PO, and PC/I04. 
A large number of x86 CPU boards, interface cards, a GPS card, and system racks for CompactPO 
can be purchased from (EKF Elektronik GmbH). Using the GPS card, a tidy and compact system 
can be built in a relatively small volume. The cards do not appear to be low-cost, and ADC cards 
have to be sourced from another company. A selection of x86 and PowerPC CPU boards is available 
from MEN? (Mikro Elektronic GmbH Nurnberg); all these cards run at least Linux and VxWorks and 
several also run OS-9, QNX, and MS-Windows. 
The ideal ADC card has 3··6 simultaneously sampled inputs, and a finely programmable sampling 
frequency. A sampling-clock PLL which can synchronise with an external signal can be used to 
achieve mains-synchronised sampling, although it would be simpler to program the ADC card 
vvith a sampling frequency derived from a mains frequency which is measured elsewhere. The 
sampling clock is connected to a high-priority interrupt on the CPU for time-stamping. ADC cards 
where the relation between a particular sampling clock pulse and the corresponding sample datum 
can not be established delta-sigma converters, or those with FIFOs) are not suitable. Whether 
auto-ranging inputs are possible depends on the ADC cards featuring programmable input scalers. 
Often a number of output lines can be found, e.g. from a parallel port or on a CPU 
or peripherals card. These can be connected to a separate PCB which contains a programmable 
pre-scaler, as shown in 11.5. Any desirable analog filters can be placed on this board too. A 
place to mount this circuit board can easily be found. It removes one requirement from the ADC 
card and thus increases the probability of finding a snitable one commercially. 
WBC offers the PPChameleon8 CPU module and a board vvith 3 PO slots and several peripherals 
6http://www.ekf.de/ 
://www.men.de/ 
://www.wbc-europe.com/hot/news/company/ppc~odul.phtml 
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including Ethernet and RS-232C. The CPU module includes dynamic and flash memory. With the 
board this makes up a complete PC with very low power consumption. Although the board is 
meant as a development system for hardware using the CPU module, there is no reason not to 
use both together as a final system. A complete Llllux development environment and a ready-to-
boot Linux system with real-time core are included with the board. The 3 PCI slots may become a 
limiting factor. 
MEN similarly has a 400 MHz MPC8245 PowerPC CPU module9 and a starter kit10 with IDE, floppy, 
VGA, Ethernet etc. interfaces. 
If an Ethernet port with an RJ-45 connector is available as part of e.g. a CPU board, as with the 
PPChameleon, a media converter can be used instead of having a slot taken up by a card with an 
optical port. The Allied Telesyn AT-LMCIOOSC and AT-LMCIOOSTll convert to 100FX with 
SC or ST connector. The maXimtlm distance for the optical cable is 2 kID. 
A small form factor PC should be considered where a high number of slots are not required. For 
example, the Shuttle SN85G4 is 20 x 30 x 18 cm3 and weighs 2.85 kg with an aluminium case. PCs 
vyith ITX form factor are commonly available. These designs usually have no more than one PCI 
slot. Additional shielding for deployment in noisy environments may have to be provided. An 
online market overview12 is useful for orientation. 
11.6.3 Custom-Built AID Converter Card 
If suitable ADC cards are not commercially available, or not at an acceptable price, a custom-
designed card should be considered. Apart from the ADC converters themselves, a number of 
other parts are needed as well. The bus interface is best implemented with a commercially avail-
able chip. Several models are readily available for PCI and CompactPCI. Availability of drivers for 
this chip for the operating system to be used is of high importance to reduce development time 
and therefore cost, unless the development team includes progrannners who are exceptionally 
skilled in programming hardware drivers for the required operating system. 
The acoustics research group [3,52] has programmed a driver for Linux for the PLX PCI9054 bus 
interface (PC!"'" IOBus) chip from PLX Technology, Inc., and has agreed to make it available on 
request under a GPL license. 
A variable frequency oscillator for the sampling clock is not necessarily an important feature. For 
reasons of coherency between channels, it is better to have only one clock source shared by all 
ADC cards and all channels. This clock can be generated on one of the ADC cards and distributed 
to the others, but generating the clock by the CPU might be more appropriate. It is important that 
the ADCs can be s'vvitched to an external clock source (which may come from the CPU). Mains-
synchronised sampling can be achieved by programming an appropriate clock frequency. It is 
paramollllt that the circuitry is designed in such a way that the relationship between individual 
clock pulses of the sample clock, and the sample data that is read from the card afterwards, can 
be correctly established. Furthermore, it must also be possible to relate each sample clock pulse 
to the system's method of time keeping "'lith an accuracy of better than what is required for the 
overall system. The higher silicon integration available today has not only produced much faster 
CPUs, it is now also possible to place most or all digital circuitry needed for an ADC card into e.g. 
a single FPGA. 
If analog filters and input pre-scalers are deemed necessary, they should be placed on the ADC 
card if possible. It is necessary to find an appropriate balance between the maximum number of 
channels which fit on the card, the maximum card area available, and the higher CPU-time that is 
required to achieve the same amount of filtering, if more of the filtering is performed by the CPU 
instead of on the ADC card. 
9http://www.men.de/download/pdf/datasheet/1Sem04 .pdf 
lOhttp://www.men.de/download/pdf/datasheet/08ek02-.pdf 
Ilhttp://www.alliedtelesyn.com/product/?LMClOO 
12http://matrix.sfftech.com/ 
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The maximum size of a 3U CompactPCl card is approximately Eurocard size (l00 x 160mm2). In 
theory, a PCl card can extend to the full depth of a PC, but in practice this is not exploitable for a 
system with limited enclosure space. In practice, the usable size of a PCl card is also approximately 
Eurocard size. If designed as a PC/104 card, it is easy to stack a number of cards holding fewer 
channels each. However, the bus interface would have to be duplicated per card, which may make 
PC/1041ess economic. 
A very strong argument in favour of PCI is that the cards can also be used in standard PCs. This 
would be an excellent and cost-effective approach for any software development, especially if 
the operating systems used on the front-end and the development PC are more or less identical. 
This would be the case for Linux, Linux with a real-time base, and MS-Windows with a real-time 
base, but not for dedicated real-time operating systems from various embedded systems software 
companies like Wind River or Greenhills. 
Being able to use the ADC cards in standard PCs also opens up the possibility of a number of 
different system configurations. When it is not necessary to have the front-ends separate from 
the site-PC as shown in figure 11.2, they can be combined into one unit and deployed in a similar 
manner to that discussed in section 11.6.1. The issues for interfacing time receivers are 
identical to those for separate front-ends and those for a system as in section 11.6.1. 
Implementing the ADC card in CompactPCl instead of PCI form factor opens up more possibilities 
for deployment in front-end systems as shown in figure 11.2 or figure 11.3. The disadvantage 
is that using them in a standard PC requires a suitable adapter. However, there is more space 
available in a standard PC for such an adapter. 
11.6.4 Custom-Built Hardware 
Designing every piece of hardware in-house gives the greatest flexibility for the design of the 
time stamping and sampling circuitries, and the largest possible freedom for selection of each 
individual component. The design of these parts for CHARTIII can be copied more or less as is, or 
be improved. All the circuitry fits into a contemporary FPGA. 
A mostly custom-build front-end system offers the highest integration denSity, although it is not 
necessarily much higher than that of a CompactPCl system. Designing a GPS receiver in-house is 
unlikely to ever be cost-effective. Receiver modules with a serial interface and 1 PPS output packed 
on a small circuit board, as used by e.g. EKF6.13, should be bought in. It is also not likely to be 
econOlnic to re-invent the wheel for CPU cards or modules. CPU modules like the one from WBC8 
or MEN9 already have memory and a bus interface included. 
Designing the ADC card component of the system, as outlined in section 11.6.3, should be consid-
ered for the possibility of deployment in different situations. The ADC issues discussed in 
section 11.6.3 also apply for a full custom design. 
Custom-designing and manufacturing any hardware is expensive in both development time of 
qualified engineers and development equipment such as logic analysers or in-circuit emulators. It 
is only justifiable either if a system which meets the speCifications can not be assembled from com-
mercially available parts, or if a high number of systems is to be produced. For high production 
numbers, ASICs (application specific ICs) are cheaper than FPGAs. 
11.6.5 Other Hardware of Interest 
This section introduces a number of hardware items that may be of interest for some designs. 
The briQ14, a network computer from Terra Soft with the same form factor as a CDROM drive, is 
based on a 500 MHz G4 PowerPC and includes hard disk, memory, Ethernet, RS-232C and a small 
13http://www.ekf.de/c/cgps/cgl/cglpie.pdf 
14http://www.terrasoftsolutions.com/products/briQ/ 
138 CHAPTER 11. ADVANCES IN TECHNOLOGY 
display. It can provide a PCI slot with the use of an adapter. It can be used for remote data 
processing anywhere on a network, but does not have any graphics hardware and therefore one 
can not directly connect a monitor. It mns Linux without modifications. At US$1500, it is not 
cheap. 
For approximately the size of a CDROM drive, the NanoII15 is a CDROM drive, and also has an 
integrated 1.2 GHz Celeron (or others), 128MB RAM, hard disk, and USB, parallel, serial, keyboard, 
mouse, audio, VGA and Ethernet interfaces. It comes with Linux pre-installed. Useful whenever 
computing power is wanted in a small case, for portable or fixed applications. Should be compared 
against a laptop. 
The net4801 16 from Soekris is a single-board computer with 586-class CPU, up to 256MB SDRAM, 
CompactFlash adapter, IDE interface for 2.5" disks, USB and serial interfaces, 12 bits general pur-
pose I/O and 3 100M Ethernet ports. It is mainly meant as router/firewall, and runs BSD, Linux, 
and most real-time operating systems. 
A list of small single-board computers is at LinuxDevices.com17. The same site also has a vast 
amount of information about embedded systems hardware, software, and training material. 
11.7 Software Considerations 
11.7.1 Operating Systems 
The choice of software for the site-PC computer (see figure 11.2) is reasonably straightforward. 
The sample data is already time-stamped by the ADC front-end when it arrives for processing. 
None of tlle tasks are time-critical in the sense of real-time, and communications are via Ethernet, 
which in itself provides a certain amount of buffering. Desktop CPUs provide ample power for 
number crunching, with slight differences between manufacturers (see section 11.2). Multi-CPU 
systems, or symmetric multi-processor (SMP) systems, are available and cost-effective. A general-
purpose operating system is well suited. Linux has proven to be reliable and would be a good 
choice for a dedicated instrumentation system. In particular, it enables users to log in remotely, 
which allows full use and control of the instmmentation system and its software without having 
to be on site. 
Using a general-purpose as enables the sharing of data analysis and visualisation software be-
tween the site-PC and any other PC which carries a copy of the sample data or pre-processed 
sample data, and mal<es data archival on e.g. CD, DVD, or tape trivial. 
For the ADC front-end, a real-time as like VxWorks or an equivalent from another supplier could 
be used. The drawback is that although these systems guarantee a response within a certain time, 
their average throughput can be rather low. When resources (other than CPU time) are depleted, 
they simply stop working altogether. This is the case with the iRMX real-time as - when no free 
memory is left, it crashes. It is made worse by the fact that there appears to be a memory leak 
(some memory is not de-allocated after use) in a part of the as itself, which means that an eventual 
system crash is inevitable. It should be noted that iRMX is no longer on the market, and that 
contemporary commercial real-time OSes are probably better designed. 
In contrast, general purpose operating systems continue when resources are depleted, but at a 
much lower speed. In the case of memory exhaustion, this is made possible by configuring virtual 
memory (swap space). Under these conditions the instmment can no longer perform the intended 
task adequately, but the as still allows the user to log in and fix the problem. This is an important 
consideration for an autonomous system which can be operated remotely. 
For a data acquisition system, the real-time requirements are rather simple. With an external 
signal, counter values or ADC output values need to be saved within a short time frame. With 
lShttp://www.linux-works.com/html/nano2.html 
16http://www.soekris.com/net4801.htm 
17http://www.linuxdevices.com/articles/AT8498487406.html 
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a 5 kHz rate (50th harmonic at 50 Hz), ADC data of each channel must be saved every 
400us. This interval is too short for regular process scheduling and therefore this task has to 
be performed in an ISR. Sampling rates much higher than this necessitate the use of DMA (direct 
memory or a CPU \'vith sufficiently low interrupt latency. Even \·vith higher sampling rates, 
it is not impossible to run a general-purpose as. 
A general-purpose as can be run on a real-time kernel [172J, but this is more sophisticated than 
is A sufficient solution is to modify the Linux kernel and to provide a fast 
routine. The availability of the source code makes this possible, and versions of Linux for em-
bedded systems already exist. Considering that a reasonably sized Linux system easily fits into 
currently available flash memory modules and SDRAM sizes, there is nothing to be gained by 
a Linux for embedded systems instead of the regular one, unless the design is for a large number 
of front-ends. 
Software for storing the programs, and exchanging control information, programs and data \\oith 
the base system, is already taken care of by a general-purpose as, simplifying that part of the 
design considerably. 
The fastest execution of the ISR which handles the time stamping can be achieved by permanently 
reserving one or two CPU registers for use by this ISR only. Reserving the registers saves the time 
of saving their contents on entry to the ISR and restoring them on exit from the ISK They can 
be treated as read-only by the remaining code. Short of writing all the code in assembler (which 
is impossible for a project of this scope) the compiler has to be told not to generate code which 
makes use of the reserved registers. With the GNU C compiler18 gcc [47] it would be possible to 
modify the target CPU's machine description and reduce the number of available registers, and 
then to recompile the compiler. A condition for this is that the CPU has a reasonably large number 
of identical regis ters, which is true e.g. for the PowerPc' As the remaining code has to run in fewer 
registers, a slight performance penalty has to be expected. 
For a non-centralised data processing configuration, processing is performed by the ADC front-
end itself, which requires more CPU power and leaves the central system to deal with storage, 
display and archiving. 
11.7.2 Development Environments 
A significant aspect for consideration is the choice of development tool for the system, especially 
for the front-end. Software for the site-PC can be developed with whichever development tools are 
usually used for software running on the operating system used for the site-PC. 
Numerous operating systems are on the market for embedded systems, either real-time, or gen-
eral purpose with and without real-time extensions. The latter category includes Linux and MS-
Windows. These are typically sold with an integrated development system, and the development 
systems often run on a range of host systems and offer a range of target systems. Some companies 
require royalty payments for each copy of their embedded software in use whereas others do not. 
There are advantages in using the same as on the front-end as on the site-PC, if possible. If so, 
much of the software can be developed and tested on any PC, especially if the ADC cards used at 
the front-end can also be plugged into a Pc. 
If a real-time as is used on the front-end, the companies selling real-time operating systems also 
sell suitable development systems with them. This includes Iinux with real-time extensions. 
For example, sells a number of boards and a development environment for Iinux on the 
target system, available for Linux and MS-Windows host operating systems. Ecrin offers develop-
ment of custom hardware and software on a commercial basis as well. 
://gcc.gnu.org/ 
://www. ecrin. com/uk/ 
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Green Hills Software2o offer three different real-time operating systems, including Linux, all roy-
alty free, and an extensive development environment21 with a number of programming languages 
which runs on Linux, MS-Windows, Solaris and HP-UX. Green Hills claims to have the fastest com-
piler for PowerPC code. An industry source states that a simple but representative test 
shows a negligible difference to gcc. 
Lauterbach Datentechnik GmbH22 offers a range of tools like in-circuit debuggers and emulators 
for an impressive range of host operating systems and target CPUs. 
Wind River have the largest market share "'lith their non-royalty-free VxWorks, and also 
offer development tools and associated services. They have traditionally not supported Linux, but 
seem to now be it commercially worth their while24 . 
11.7.3 Programming Languages and Application Software 
Scripting languages promise rapid prototyping at a high level. They can also be used to extend 
applications to provide users with an easy means to interface short user-programs [14], e.g. for 
data analysis, to the control application. An example of using Python for message passing (Le. 
data exchange) exists [16]. Many of these issues apply to the scenario of controlling multiple 
power quality measurement systems from a common station. 
Kale compares various scripting and other programming languages [92]. Scripting languages have 
a reputation for introducing large computing overheads and being slow. While this is almost 
certainty true for some, Python seems to show that this need not be the case [178]. 
11. 7.4 Analysis Software 
A general-purpose instrumentation system should be as flexible as possible in the analysis soft-
ware which runs on the front-end (or on the site-PC, if a system configuration as in figure 11.3 is 
implemented). 
A user-selectable set of analysiS software can be provided as a number of bUilding blocks. Mod-
ules for common applications should be built into the system, and flexibility can be provided by 
allowing for easy inclusion of user-designed modules. Both built-in and user-designed modules are 
implemented as shared libraries v'lith a defined function API (application program interface). On a 
general-purpose OS, shared libraries are commonly used, and can be loaded by the main program 
any time after startup. This is a convenient technique for loading program modules during the 
runtime of the main program. Each shared library comprises one building block. Building blocks 
may also be caned and can include: 
• reading data 
• FFT 
• transient detection 
• saving critical values which exceeded a threshold 
• generating alerts when pre-set conditions are met 
20http://www.ghs.com/ 
21 http://www.ghs.com/products/MULTLIDE . html 
22http://www.lauterbach.com/mindex.html 
23http://windriver.com/ 
://linuxdevices.com/news/NS64683S1784.html 
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An alternative to an implementation as shared libraries is an implementation as stand-alone pro-
gram in the style of a classic filter: reading input from standard input and output to 
standard output. 
Each plug-in has an associated "cost" of CPU and memory bandwidth use. The total cost of all 
building blocks combined by the user must stay below 100%, with 100% being the system per-
formance left over after the requirements for the time stamping and the operating systems are 
deducted from the total provided by the hardware. 
Further possible analysis functions, which can also be implemented as plug-ins, include: 
• Capturing and analysing harmonics that exceed certain boundaries, or are outside certain 
shapes. Also capturing to either side to show buildup and the dynamic reaction of the grid. 
• Calculating power quality phenomena (including flicker according to published standards 
62,67], and logging and generating an alert when agreed or preset thresholds are exceeded. 
• Recording details when line voltages are outside their nominal range. 
• Recording details of any transients, including voltages and currents for a short period before 
and after the event. 
• Keeping a continuous log of line frequency and transferred power. 
• Keeping a permanent record of those grid parameters which were pre-selected by the user. 
If this instrumentation system is to be comlected to the internet, security considerations need to 
be taken very seriously. TIlts becomes paramount if the front-ends are connected via the site-
PC and the internet to a central Pc. The encryption which will need to be used for this incurs a 
non-negligible CPU load penalty, which must be considered and the site-PC dimensioned accord-
ingly. Experience has shown repeatedly that internet security issues have not received appropriate 
attention. 
11.8 Commercial Data Acquisition Systems 
Several complete commercially available data acquisition systems are examined, and some of their 
key features discussed with respect to the requirements established in chapter 4. This an 
indication of the level of performance which is currently available on the market. 
These key feaulres are time stamping accuracy, real-time processing of data, deploynlent location 
issues, and a sufficient number of charmels. The minimum time stamping accuracy depends on 
the intended application, but the focus is towards IllS. Processing data in real time allows for 
continuous operation; instruments allowing only a few seconds of high-sample-rate recording are 
not considered. The deploynlent location is limited by the instrument's signal, environmental, and 
power supply specifications. The minimum number of channels is considered to be 3. 
Of the well-known instrumentation companies, Philips, HP and Tektronix do not have any data 
acquisition products at alL The systems of Fluke and Dranetz-BMI do not have any time stamping 
features. Because time stamping is an integral aspect of power systems instrumentation as dis-
cussed in this thesis, instruments which do not have a minimum level of time stamping capabilities 
are not considered. 
The HSDAS 2020 from BBT Products25 is a 16 bit data acquisition system ,\lith 64 channels which 
can sample simultaneously in the MHz range. Sustainable data throughput to hot-swapp able hard 
disks is in excess of 100 Mbyte/s. The system includes an optional GPS card for time 
data and events. The details and accuracy of the time stamping are unclear, as is the channel 
coherency, and whether data can be accessed from storage while the system is still running. The 
25http://www.bbtechno.com!prod.htm 
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DSAS 2010 system from the same company has a nanosecond channel coherency, but no time 
L<UJ"pJlH5 feature. Both systems use a PC for data processing, and their deployment restrictions 
are the same as those of a desktop Pc. 
The ADS2-SIB product family26 (previously ADS-3000) from Tech SAT GmbH and /dev Software 
GmbH is a data acquisition environment for "distributed real-time systems", is equipped with an 
impressive range of hardware and software features. Nmnerous industry standards are supported. 
Time synchrouisation uses IRIG-B, can be equipped with a GPS time source and is accurate to 
typically ±lllS. This system is marketed as an analysis tool for high-end applications such as 
aviouics testing. It is implemented around the VME bus and would appear to meet all power 
quality instrumentation requirements. However, it is unlikely to be a low-cost solution. 
Schneider Electric's powerlogic27 series is a range of mouitoring instruments for fixed rack instal-
lations. The top-of-the-line model CM4000T is equipped with pre-defined functionality for power 
basic power quality mouitoring, and transient recording. The event recording operates 
with a time stcunp resolution of 1 ms. Time can be supplied externally via a GPS receiver. The 
practically usable accuracy is not better than the available resolution. This instrument is targeted 
at power 
Symmetric Research offers a data acquisition system28 which connects to a PC's parallel port. The 
programmable sampling rate can be up to 5 kHz, and samples are time-stamped ""ith an accuracy 
of lOllS (typical). Full source code for drivers and control software is available for MS-Windows 
and Unux. Data processing is performed by the Pc. The 4-channel version costs US$550, the 8-
channel version US$950, and the GPS module US$340. This system doesn't meet the most stringent 
requirements, but will be sufficient for many tasks. 
National Instruments offers a large 'range of modular data acquisition equipment. Sample data can 
be time-stamped with a software solution, but this will only give millisecond accuracy. A direct 
GPs-based solution is not available, but the article uSynchronizing and Correlating 
Measurements to a Global Timebase v'lith GPS,,29 describes how to connect a 32 bit timer/counter 
module (PXI-6608) with a DAQ module (PXI-6070) to time-stamp an analog signal. It is unclear how 
this scales to multiple signals, and what the channel coherency is. The error of the synchrouisation 
of the timer/counter to a GPS receiver is ±300 TIS. 
The Hathaway IDM Data Acquisition System30 features 10-32 analog inputs, a 16 bit ADC, event 
inputs, and basic power parameters calculations like rms, harmouics, and phasors. A GPS uuit and 
a permanent storage unit can be attached. Multiple units can be connected together via Ethernet, 
which also connects them to a master controller Pc. Although time stamping of data is mentioned, 
no accuracy is specified for the time stamping or the phasor values. Multiple units connected 
together are synchronised to within ± 10 lIS of each other. The uuits have ] 9" cases for rack 
mounting. 
The Arbiter Systems Model 1133A31 is marketed as a revenue meter and power quality mouitor 
suitable for a 3-phase system. Limits can be set on measured quantities. Data recording 
is limited, measured values can be recorded at most once per minute, or when an event occurs. 
Raw data can not be recorded or dmvnloaded from the instrument. Recorded values are time-
stamped, but the accuracy is not given. The time base is GPs-based and specified with an accuracy 
better than IllS (GPS locked). The system time accuracy is IllS plus time base error, the event 
input accuracy is ± 1 0 lIS (typical). The accuracy of phase measurements is only specified for the 
fundamental. The uuit is in a 19" rackmount case. 
The Rochester / Ametek TR-2000 Series Multi-Function Recorder32 is available in a number of 
different configurations with up to 32 analog inputs, and user-programmable sampling rates of 
://www.techsat.com/page.php?id=101 
://www.powerlogic.com/ 
://www.symres.com/products/seldaq.htm 
://zone.ni.com/devzone/conceptd.nsf/webmain/2FAD3B4E67BA766186256B9C00679F75 
://www. qualitrolcorp. com/ 
://www.arbiter.com/ftp/datasheets/dsl133a.pdf 
://preview.ametek.com/content-manager/files/pip/tr2000specs.pdf 
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either up to 384 per cycle or up to 195 kHz sampling rate for transient recording. Channel 
coherence is unclear, but time stamping is specified to be accurate to ±100 ns, malting the question 
of coherence practically irrelevant. Disturbances can be recorded at 0.5 samples/cycle, and power 
quality and phasor measurement functions are provided. Unfortunately the input voltage range is 
only suitable for American mains voltages. The unit is in a 19" rackmount case with internal GPS 
receiver. This unlt would not meet all of the requirements outlined in chapters 4 and 5, and does 
not address the issue of the locations of signal sources, but it is the only one found on the market 
which meets the accuracy requirements for harmonic phase comparisons. 
In summary, most instruments on the market are aimed at Single-point measurements for the 
purposes of metering and power quality recording, but are not geared for distributed measure-
ments. Instruments for fixed installation provide interfaces through which data can be obtained, 
and can thus be integrated into a larger instrument configuration. Although a GPS receiver is a 
common it is not used for highly accurate time stamping of measured values. Only one 
instrument provides a tim.e stamping accuracy of IllS or better and is therefore suitable for phase 
comparisons of higher order harmonics. 
11.9 Conclusion 
This chapter has shown that a modern power quality monitoring system can now be built much 
more simply and cheaply. A single modern CPU can now be used for continuous synchronous 
measurements of voltage and current vectors in power distribution systems, instead of expensive 
hardware-based solutions. In particular: 
• Improvements in CPU performance mean that DSPs are no longer required. The improve-
ments in performance have been associated \·vith a lesser improvement in latency, but latency 
is now low enough for most, if not all, power quality measurements. 
• HT benchmarks indicated that a 32-bit AthIon, P4 or PowerPC processor is adequate to 
handle up to 48 data channels, plus data storage, network communications, sampling clock 
generation and time stamping. 
• A 32-bit counter register within the CPU can be used for time stamping and to control the 
sampling frequency. With tight integration of hardware and software, a IllS accuracy can 
be achieved. With a standard operating system and current CPU, a 2511S accuracy shonld be 
achievable with a high-priority interrupt. 
• System cost has been reduced substantially: GPS unit price has been greatly reduced, fewer 
processors are required, and fewer speCialised parts such as DSPs are required. 
• Especially for applications which require time stamping of the order of 10-100 llS rather than 
IllS or less, it is possible to generate the time signal at a single processor and transfer it to 
each distributed front-end over an Ethernet LAN. 
• A real-time system is not required, and general-purpose operating systems are sim-
pler to work with. General-purpose operating systems based on a real-time core are a good 
compromise for applications which benefit from a limited amount of real-time functionality. 
• Small volume systems can be designed, greatly increaSing portability. For example, the elec-
tronics for 6-12 ADC cllannels can be fitted into a CompactPCI box approximately 100 x 
160 x 80mm5 , power supply, battery, and shielding. 
As described in this a number of different system configurations are possible, providing 
the required functionality for a range of applications. Such low-cost data acquisition systems 
would allow a greater use of informative quality monitoring of power systems. 
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chapter 12 
Conclusions and Future 
Improvenlents 
The work described in this thesis falls into three major areas, detailed in the following sections. 
First, the CHARTIII system was used in the field. Improvements were made as a result, especially to 
enhance its application as a data acquisition system for synchronised distributed measurements. 
The next major aspect of the work of this thesis was a detailed investigation of the requirements 
for power quality monitoring systems, making use of the experience gained from the field tests. 
This lead to the generation of a template for defining a power quality instrumentation requirement 
specification. Recommendations for a suitable choice of analog-to-digital converters were verified 
with mathematical simulations of their error contribution. 
Finally, the performance of currently available microprocessors was investigated, especially their 
actual speed in calculating Fourier transforms. Options for the of power systems instru-
mentation using the current technology were then discussed. This part is completed with a brief 
overview of currently available commercial systems. 
Four further papers have been prepared from the material in this theSis, and were submitted for 
publication. They are reproduced in appendix A (page 170 ff.), together with other publications 
which were prepared during the course of this work. The four papers are on the topics of sample 
rate and ADC width, system requirements, design considerations, and microprocessor advances. 
12.1 System Requirements 
The complexity of a power distribution monitoring system is most dependent on the number of 
channels and sites which must be analysed, and the required time stamping accuracy. If a single 
3-phase system at a single site is to be investigated, only 3-8 channels are required, the ADCs 
can all fit into a single enclosure and synchrOnisation is easily achievable. At the other end of the 
complexity scale, if multiple systems are to be investigated simultaneously at multiple 
sites, many tens of channels 'ltv:ill be required and synchronisation requires in practice that all 
samples must be time-stamped. Synchronisation within each site (for example, by distribution 
of a time signal from a master clock over fibre-optic cables) and between sites (for example, by 
GPs) must both be implemented. For highly accurate time stamping, an off-the-shelf system can 
not currently be purchased, so design (or at least assembly from off-the-shelf components) is 
necessary. 
Requirements are discussed in chapter 4 and listed in the form of a specification template in 
chapter 5. This template lists all the requirements which may need to be considered for differ-
ent applications. In summary, other than sample synchronisation and time-stamping, the most 
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significant issues willch must be considered in the design of a power quality monitoring system 
are: 
• The duration of the measurements. Lightweight portable systems are best suited for short-
term measurements, permanent installations may need to be more robust. Continuous op-
eration requires a permanent power supply, and enough processing power and memory for 
pre-processing, processing, storage and transfer of data. 
• Separation of the ADC front-ends from the control and main data processing unit (for ex-
ample, in a control room) to locate them close to the signal sources for noise reduction. All 
parts of the system must be networked together. A more powerful and cost-effective PC can 
be used for data processing in the control room . 
• Environmental protection (electromagnetic, weather) 
.. The input stage, including the required range of inputs, ADC width, sampling rate, overs am-
pIing and filters . 
• Compensation for the characteristics of sensors used, and calibration of the instrument 
including the whole measurement process. 
• Sampling modes, triggers and control of sampling. 
.. Data analysis algorithms, and determination and storage of data deemed to be of interest. 
The combination of these diverse .and technically challenging aspects leads to complex require-
ments for a system. Together with the complication of different applications fOCUSing on different 
aspects, tills complexity may well be the reason for the lack of such monitoring systems in the 
marketplace. 
12.2 CHART III 
CHARTill is an example of a data acquisition system which fulfils these complex requirements 
for power quality monitoring, including the requirement for highly accurate time stamping. The 
system design and the time base (the DSM) used in CHART ill were described in chapters 6 and 7. 
The DSM hardware was designed by the author to be very flexible. The DSP has plenty of spare 
capacity, giving reserves for future applications. All essential functions like the real-time clock, 
event capturing, and the sample clock generator (SRM), are implemented using field programmable 
gate arrays (FPGA). All this can be molded into a completely different application without changing 
the hardware of the board. If this is not enough, the socketed gate array chip can be replaced 
easily by a larger capacity one. Because the FPGA configuration is uploaded by the DSP software, a 
different application would not require programming of any hardware. 
A number of improvements were made to the time base to increase the versatility and ease of 
use of the instrument. Sampling controls were extended, and the sampling time, duration, and 
number of repetitions can now be specified to record e.g. some system variables once per minute. 
The time stamping now continues to operate with the stability of a crystal oscillator if the signal 
from the GPS receiver becomes unavailable. A number of time base error codes can be displayed 
on the front panel's LED in a coded form, giving a quick indication of the cause for a problem 
willch may have occurred. All the status variables of the time base and the sampling can now be 
displayed on the control unit. The software of the time base was rearranged into the operating 
and application layer model used by the software on the other DSPs. 
Two field tests were performed to gather experience with the use of the CHARTIII system for syn-
chronised data acquisition. The first involved two of three ripple control signal injection plants in 
Christchurch. The power company was interested in measuring their phase offset to establish the 
load flow and their correct phase synchronisation. The test demonstrated the potential usefulness 
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of CHARTIll for this kind of measurement, and also highlighted a number of usability issues and 
the importance of a reliable clean power supply. 
The second field test was performed at a ring feeder substation at the University of Canterbury. 
These tests established the limits of CHARTIII for data acquisition in the time domain while mea-
suring the effect of an active harmonic compensator on the supply waveform to a net supplying 
a large number of PCs. Initial tests showed that the limits were far lower than expected, which 
was traced to a SUb-optimal implementation of the data transfer from the DSP boards to the HUB. 
Modifying the data transfer to be asynchronous or interrupt-driven removed this bottle-neck, and 
itwas fmmd that at least 500 mains cycles (or 10 s) can be sampled reliably on 3-12 channels 
Simultaneously before the system starts to malfunction because of the data overload. 
For applications requiring many channels, major gains in usability could be achieved by IJHJ'-'-'.U_i"!'; 
software which could setup and control multiple channels at once. The program getsync was 
created for this. Furthermore, unlike the existing setup and control program, getsync is multi-
platform and stable Linux or Solans platforms can be used instead of the unstable MS-Windows 95. 
(The CADU program is made with a 16 bit machine model and will not run on newer versions of 
MS-Windows.) 
The chartdat program was created for data analysis and offers a number of filtering and other 
functions. It is also multi-platform and capable of being used for batch processing. Gigabytes 
of data could (and can) be analysed on powerful Unix workstations instead of on the 80486-class 
machines current at the time. A detailed user manual was produced. 
For real-time distributed measurements, the data from distant systems needs to be collected into 
one place for analysis. For this purpose, CHARTill was networked via internet protocols over 
telephone modems. This also has the major advantage of making remote-control of CHART III 
systems possible. This setup requires one PC per CHARTill system plus one PC at the central 
location to perform the necessary PPP, ARP and routing functions. To date, 80486-class machines 
with 8-16 MB of RAl'vi are still sufficient for this task. 
12.3 Error Simulations 
The effects of quantisation noise on the ability to recover magnitude and phase information have 
been examined, and simulated with different parameters. It was fmmd that 
• Both magnitude and phase errors are independent of harmonic order. 
• The magnitude error is independent of the magnitude of that harmonic, for magnitudes 
significantly than the noise magnitude. 
• The rillS phase error is inversely proportional to the harmonic magnitude. 
• Both and phase rms error are directly proportional to the size of the quantisation 
interval, or the inverse of the number of quantisation steps. 
• Both magnitude and phase rms error are inversely proportional to the square root of the FFT 
length. 
Therefore, the precision of the instrument can be increased by increasing the ADC width or the 
transform length or both. The transform length is increased by increasing the sample rate. De-
pending on the application, it is likely that a 12 bit ADC is sufficient for power quality monitoring. 
12.4 Advances in Technology 
Power quality monitoring systems can now be built much more simply and cheaply then when 
CHARTIII was built, using current microprocessor technology. The most important improvement 
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is that a single standard CPU can now handle the data from a number of channels, eliminating the 
need for specialised digital signal processors and the associated cost of producing software for a 
second architecture. Processor performance seems to be set to increase steadily, promising future 
improvements of time stamping accuracy, the number of channels which can be handled by one 
processor, or more complex analysis functions. 
As a representative function performed by virtually every power quality mOnitoring system, the 
computation of fast Fourier transforms was chosen as a benchmark to compare a number of dif~ 
ferent microprocessor architectures. The results indicate that a 3Z~bit Athlon, P4 or PowerPC pro-
cessor is adequate to handle up to 48 data channels, plus data storage, network communications, 
sampling clock generation and time stamping. 
Real-time operating systems are not needed for most applications. A general-purpose operating 
system has the advantages of being low-cost and offering straightforward software development. 
If soft real-time functionality is considered to be necessary, a general-purpose operating system 
placed on a real-time core should be investigated. 
Time stamping can be performed by the CPU for applications that require less stringent time 
stamping, of the order of 10-100 lIS. It is possible to generate the time signal at a single processor 
and transfer it to each distributed front-end over an Ethernet LAN. The network time protocol, 
NTP, is commonly used for this purpose. 
It is common practice to use the GPS as an external time source, even for applications for which 
a reference to absolute time is not required, because using the GPS is more economical. GPS 
receivers are priced low enough that it becomes increasingly feasible to use a receiver in each 
enclosure instead of transporting the time between enclosures in close proximity. Instead of GPS, 
GLONASS can be used, or Galileo once it is operational. 
For the most accuracy classes, creating the time stamping solely with the help of a 
microprocessor tight control over the design's handling of timing. The use of NTP for 
time transfers is possible, but requires specialised hardware on both sides, or negating 
any cost advantage. 
A market survey of currently available commercial instruments has shown that power quality 
monitors are typically aimed at very low data rate single-location recording of power quality pa~ 
rameters. Only one instrument was found that is specified to handle sustained throughput .\'ith 
mnlti-site recordings at the tightest accuracy class. 
12.5 Future Enhancements 
The demand for power quality monitoring systems is likely to increase in the fuhrre as suitable 
systems become available at an acceptable price. Technological evolution in the area of micropro-
cessors are the major contributing factor to a reduction in cost and complexity, which is expected 
to continue for the foreseeable future. 
Further simulations conld usefully be performed to include oversampling, which is expected to 
increase accuracy but was not investigated within the scope of the simulations undertaken so far. 
The effect of digital filters typically used in data acquisition systems could also be simulated. The 
use of some type of filter is required with oversampling to reduce the data rate by the 
oversampling factor. 
The error simulations could be taken further to investigate the errors and effects resulting from 
sampling frequencies which are not a multiple of the actual mains frequency. Synchronising the 
sampling frequency to the mains frequency carries a cost in terms of hardware (e.g. zero crossing 
detection) and/or software (determining the mains frequency); eliminating this would make the 
hardware design simpler and free up processing resources for other tasks. 
Much of the practical usefulness of a general purpose instrumentation system rests with the design 
of its software, and this should be carefully considered in any future work. The user interface more 
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closely resembles a computer program than e.g. an oscilloscope. The software for the control unit 
can be programmed as a desktop application for one or more of the contemporary operating 
systems. The software for the ADC units should allow basic network access to the system, for 
control of the unit and retrieval of data. When all systems are networked, analysis of data from 
multiple sites and archival storage can be centralised. 
The CHARTIII system could be improved in a number of ways with the hardware and 
operating system. For example, further applications could be programmed and made available 
to users via the CADU or some equivalent program. Further sampling control would also be very 
useful. However, if the system were to be developed as a commercial instrument, it would be easier 
and more effective to redesign it using current technology. A superset of system requirements 
and a number of possible system configurations have been described in this thesis; the next step 
would be to determine the optimal feature set and configuration for the target applications. The 
experiences with the existing system would be of great benefit in this. 
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appendix A 
Publications 
A.I Published 
During the course of this thesis, the following items were published and are reproduced in this 
appendix: 
• "Synchronous Sampling with CHART" 
Application note that describes how to perform synchronous measurements with CHARTH!. 
This note was supplied to CHART III customers. Reference [106], reproduced on page 153. 
• "Some Aspects of Precise Synchronisation of Data Acquisition for Power Systems Harmonic 
Analysis" 
A paper discussing the requirements for monitoring harmonics in a power distribution sys-
tem, and describing the CHARTIII system. This article was peer-reviewed and was presented 
at the Australasian Universities Power Engineering Conference (AUPEC) in Perth in September 
2001. Reference [1l0], reproduced on page 161. 
• "Impact of Processor Evolution on Synchronous Measurements for Power Quality Monitor-
ing" 
A paper discussing the effect of recent technology improvements on the design of power 
quality monitoring systems. This article has been peer-reviewed and was presented at the 
12th IEEE Mediterranean Electrotechnical Conference (MELECON) in Croatia in May 2004. 
Reference [1l1], reproduced on page 166. 
A.2 Prepared and Submitted 
The following four papers were produced from the material in this thesis: 
• "Effects of Sampling Rate and ADC Width on the Accuracy of Magnitude and Phase Measure-
ments in Power Quality Monitoring" 
This paper contains material also found in chapter 10. It examines the effects of the ADC 
quantisation noise on the recovery of harmonic magnitudes and phases. 
Submitted to the IEEE Transactions on Power Delivery, manuscript ID TPWRD-00l73-2005. 
Reference [113], reproduced on page 170. 
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• "System Requirements of Real Time Continuous Data Acquisition for Power Quality Monitor-
ing" 
This paper contains material also found in chapter 4 and chapter S. Issues which need 
to be considered when establishing requirements for a power instrumentation system are 
discussed, in view of three broad configuration categories. 
Submitted to the Elsevier journal Electric Power Systems Research. Reference [109], repro-
duced on page 176. 
• "Implementation Considerations in Power Quality Instrumentation Design" 
This paper contains material also found in chapter 11. The implications of advances in 
technology are discussed for different typical configurations and key requirements. 
Submitted to the IEEE Transactions on Power Delivery, manuscript ID TPWRD-00S81-200S. 
Reference [112], reproduced on page 182. 
• "Relevance of Microprocessor Advances for Power Quality Instrumentation" 
This paper contains material also found in chapter 11. Modern microprocessor technology 
allows to concentrate instrumentation system functionality into fewer and general-purpose 
components, simplifying the design and reducing cost. 
Submitted to the IEEE Transactions on Power Delivery, manuscript ID TPWRD-00S82-200S. 
Reference [108], reproduced on page 188. 
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Synchronous Sampling with CHART II 06]. 
Continuous Harmonic Analysis in Real Time 
Application Note 001 
Synchronous Salnpling with CHART 
Volker Kuhlmann 
21 June 1996 
Copyright © 1996 University of Canterbury, NZ, and Trans Power NZ Ltd, 
Version 1.1, 21 .June 1996 
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1 Intra d uction 
This document gives a general overview for synchronous measurements using CHART. It 
assumes that readers are familiar with the structure and operation of CHART. For details 
about the internal operation of CHART, and how to operate the user interface of the 
CADD, please refer to [1,2,6,16]. The operation of the GPS receiver is explained in detail 
in its accompanying documentation. 
The design of the CHART instrumentation system ensures a time synchronisation of all 
data acquisition channels of the same system by generating the sample clock centrally. 
This sample clock generated by the DSM is then shared by all sampling channels, with 
each DAPM providing three channels. 
This system design provides a high level of synchronisation between the sampling channels, 
even if the time maintained by the central real-time clock is not very accurate. Whether 
a GPS receiver is connected or not, the precision of the synchronisation between channels 
remains the same. In this context please be aware of the difference between accuracy and 
precision. Precision is the closeness of the spreading of the actual values to the desired 
one, accuracy is the amount of spreading. If there is a lot of spreading, the accuracy is 
not very high; this says nothing about how close the actual (or measured) values are to 
the theoretical (or exp ected) one. 
The design of the CHART system also provides means for synchronisation of sampling 
channels between different CHART systems. This is accomplished by a common and 
accurate time reference for each of the CHART systems. The GPS was chosen as the 
common time reference [1, 3-5, 16]. It is ideally suited for distributing accurate time 
information to geographically separated CHART systems. Its accuracy is in the order of 
a few hundred nanoseconds. 
The GPS time reference is used to synchronise the beginning and ending of sampling 
between CHART units. It is also used to time stamp each sample (or packet of samples) 
taken. It is however not used to synchronise the taking of samples between CHART units, 
or to equalise the sampling frequencies between CHART units. In other words, the GPS 
time reference is used only for turning the sampling on and off, but not in between. 
This application note explains the implementation of synchronous measurements using the 
CHART system. The example provided in this note has two CHART units, each with its 
own GPS receiver as time reference, as shown in figure 1. 
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The procedure described herein will draw heavily on features recently introduced into 
CHART and described in [6]. Please refer to this document for clarification of various 
terms and features referenced in this application note. 
2 System Configuration 
It is assumed in this application note that two CHART systems are used for measurements, 
and that they are situated geographically far away from each otherl. Thus, a GPS receiver 
is required for each of these units. 
Signal 
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Figure I: Two separate CHART units set up for synchronous measurements. 
Whether or not a mains frequency reference is connected is irrelevant for syn-
chronisation, it has only an effect on the sampling frequency. For testing the 
synchronisation, both DAPM inputs should be connected to only one signal 
source. 
vVhen using CHART to carry out measurements, which include synchronous measure-
ments, there are two types of units within CHART that need to be configured. They are 
the DSM and each DSP with the DAPM. Note: there are 3 DSPs on board each DAPM 
and in this note, the word DAPM is used to refer to each DSP within it. The DSM is 
responsible for generating the sampling pulses and the time information while the DAPM 
carries out numerical processing (such as FIR filtering, FFT) on the acquired data samples. 
3 DSM Setup 
General description of setting up the DSM for synchronous measurements. 
1 For testing the synchronisation between two CHART units, both units can be placed next to each 
other and supplied with the same known sigllal hom a signal generator, as outlined in figure 1. Thus a 
known signal is digitised by a DAPl'vI channel of each of the units. Except for the common signal source, 
there should be no other connections between the two units. 
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With most (if not all) measurements, the DSM is used as the centralised source of sam-
pling pulses within each CHART unit. For synchronous measurements, this of 
sampling pulses has to be synchronised across multiple CHART i.e. between DSMs 
of different CHART units. This is achieved by setting up the DSM to make use of the 
GPS signal as the Teference for starting or stopping the generation of 
The following lists individual DSM setup values, and what they have to be set to for 
synchronous measurements. All setup values are described in detail in [6]. 
The DSM must be configured as master DSM. The slave option is only used with multiple 
DSMs in the same CHART system. The bus drivers on the DSM driving the TSB (time 
stamping need to be enabled by inserting the respective jumper. The default when 
shipping a DSM is to enable those bus drivers. For details refer to [7]. 
SRM mode. 
affects the 
or "Synchronised to mains frequency". 
not the time stamping of samples. 
Sampling mode. This can be any of the available choices "Continuous LlC"'.HIJUU.~ 
sampling", or sampling". It only affects the number of samples 
sampling frequency or time stamping. 
Sa.mpling Control. This must be "Deferred sampling". Only this allows a 
only 
, "Burst 
not the 
sampling start· at a . The beginning and end of the can be set 
with "Start sampling time" and "Stop sampling time". The time and date is entered in 
local time. The time for the CADU program can be set up with the TZ environment 
to the CADU manual and the MS-DOS manual. Fbr 
mea.surements, must be used and the starting time in each of the DSMs 
(in sepa.rate CHART must be set to the same time. Normally, the stop time is also 
set to the same time on all DS:Ms, as needed. 
The FPGA configuration must be either "Continuous", or "ContBurstPacket". 
modes "burst" or "packet" the latter FPGA configuration, "continuous" works 
with either. 
With the CtuTent DAPM application "HarmAC", the number of vernier bytes must be 
O. This allows a time resolution of I s by using a 32-bit time value. The time 
stamping precision is still in the order of IlLS. 
The GPS receiver must be appropriately selected (currently, that means "MX4200"). 
After a DS);I has been set up, it should be started. Sampling can not commence before 
the DAPMs and data are set up as well, see sections 5, 6. 
Thus a DSM setup would typically be: 
Master 
SR1VI mode 
mode 
Sampling Control 
Start sampling tilTle 
SLop sampling time 
FPGA configuration 
Vernier bytes 
G PS receiver type 
And the DSM status 
yes 
l1~JLIHlll",C;'.l to mains frequency 
Continuous c>"UJlLlJ'111!'. 
Deferred sampling 
Mon 16 Jun 2005 14:30 
Mon 16 Jun 2005 17:30 
ContBurstPacket 
o 
MX4200 
window would typically show: 
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DSN on YES 
DSH master YES 
Sampling On NO 
Zcross detected YES 
SRN locked YES 
Mains frequency 50.02 Hz 
1pps detected YES 
RTC locked YES 
GPS msg received YES 
Satellites visible 11 
Satellites tracked 10 
PARIO In 1110000 
RTC time (Local) Wed 13 Jun 1996 15:00:00 
GPS time (GMT) vled 13 Jun 1996 03:00:00 
4 GPS Receiver 
A CPS receiver is connected to the DSM as time reference. The type of CPS receiver 
connected is selected in the DSM setup. This must be selected correctly if the DSM is to 
make use of the time information from the receiver. 
A warm or cold start command can be issued from the DSM control window. Here the 
receiver can be initialised as well, although this should hardly be required because the 
DSr ../I issues the initialisation commands automatically when necessary. 
The following is valid the NIX 4200 receiver only. If there is a problem with tracking 
satellites, which can be seen on the status display, or by the LEDs on the front panel, it 
often helps to perform a receiver warm start. The receiver is not tracking any satellite if 
the yellow LED is solid. It is tracking at least one satellite if the green LED is flashing. 
If the green LED is a sufficient number of satellites for accurate time recovery is 
tracked. If this does not the problem, a cold start should be performed. This clears all 
internal values and information. A cold start is also advisable after transporting 
the receiver to a new Recovering from it should take about 15 min. Details can 
be found in the documentation [8-15]. 
5 DAPM Setup 
In the DAPM setup, the application "HarmAC", and set "San1pling Source" to 
"DSM" . This instructs the application to pick up the sampling and the time stamp 
from the DSM through the time stamping bus (TSB). For all synchronous measurements, 
regardless of the DAPM application, the sampling source must be set to DSM. 
For any measurements, the DAPMs need to be loaded with the program required by the 
user, to carry out specific data processing. In addition to this, measurements 
with multiple DAPMs require that the DAPMs be at the same "position" when the sam-
pling is initiated. This means that no DAPM must be running before the synchronous 
measurements commence. If have been running, they need to be brought back to a 
common position either reloading and reinitialising the program or restarting 
(i.e. stop then start) each DAPYI. 
5 
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A "restart all" command is available from the CADU which first issues stop commands to 
all processors (both DAPM and DSM), followed by start commands, effectively restarting 
all processors. Note that the above DAPM setup has to be done without the DSrvI gen-
erating any sampling pulses. This can be achieved either by having the DSM stopped so 
sampling is disabled, or preferably, by having the DSM wait for the start-sampling-time 
to arrive. Therefore, care should be taken that the "enable sampling" setup parameter 
is reset, or the start-sampling-time has not been reached, when using the "restart all" 
command. 
Relevant items for synchronous measurements in the DAPM setups would typically be: 
Application 
Sampling source 
---> HarmAC 
---> DSM 
After all DAPMs and DSMs have been set up, data storage can be configured. 
6 Data Storage 
Data storage is set up after all DAPMs are initialised, and before sampling is started by 
the DSM.Setting up data storage is described in [2]. In short: 
Data storage is set up by clicking on the disk icon on the CADU. Fill in the fields. The 
location where the files is stored on the hub is displayed in the data storage setup window 
if it is reopened. It should be in /chart/project/username/data, where username is the 
name of the currently active user of the system, and data is the filename entered. Two 
files are created, one with the sample data, and the other with a description of the data 
file. Both files must always be kept together. 
7 Sampling Data and Displaying It 
The setup for the DSM, DAPM, and the data collection described in sections 3, 5, and 6 
must be performed for each of the two CHART units separately. 
By now everything is set up. It is advisable to check whether the deferred sampling time, 
or start sampling time, is still in the future ... 
When enough data has been collected, sampling can be stopped manually by using the 
respective DSM control, by changing the setup, or by making use of the stop sampling 
parameter which takes effect together with the start sampling time parameter when in 
deferred sampling mode. 
Take care to close the data files properly by deleting the data storage entry with the 
CADU, otherwise the data will not be readable by the post-processing utility later. 
The sampled data can be transferred from the CHART unit to a PC running postcess, 
using ftp. Post cess is the sample data display application. 
When testing two CHART units for synchronous measurements, displaying both channels 
in the same window should show overlapping signal lines. 
6 
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8 Tips 
This section provides tips when using CHART for synchronous measurements. The fol-
simplify the setup of the system and help to avoid mistakes when undertaking 
such measurements. 
1 It is best to set up each system in the order: DSM, DAPM, data storage. 
2. First of all, load the DSM with the appropriate software and enable the deferred 
3. 
mode. The start time should be set far enough ahead to ensure that there 
is sufficient time to set up the DAPMs and the data storage. If there is insufficient 
lead time and the sampling starts before everything is set up, the whole setup process 
must be repeated from the beginning. 
and start the DSMs, which will wait until the start sampling time before 
Check the operation of both DSMs with the CADU status 
display. 
11. Load each DApM. with the appropriate application. If they have been loaded, 
"restart" each one of them. Be sure that the "sampling source" parameter is set 
to "DSM" are restarted. 
5. Set up the data the measurements. 
6. When the start time is reached, the DSM will automatically start generating 
on the TSB. The DAPMs relay these pulses to the RDCMs and process the 
acquired samples. The acquired and processed data will then be stored automatically, 
to the data storage setup. 
7. \Vhen the stop time is reached, or sampling is turned off manually from the CADU 
by stopping the DSMs, sampling and data processing cease. 
8. Each of the data files needs to be closed before it can be accessed for post-
V .... 'A'0JlUf', purposes. To close the data storage file, "delete" each of the data storages 
in the data setup dialog box. 
9. the data has been deleted, the data file (*.dat) and the definition file 
(*.def) can be transferred for post-processing analysis and reporting, by using ftp. 
10. If further 
DSM 
measurements are desired, the start and stop times in the 
need to be adjusted, all DAPMs restarted, and data storage set up 
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Abstract 
To minimise losses in a power distribution network it is necessary to examine the power flow and 
perform a harmonic analysis. Design aspects of a multi-channel data acquisition system, which can 
operate continually, are discussed. Special emphasis is put on the accurate time-stamping of data 
when multiple acquisition units are operated in different geographical locations. The data acquisition 
system developed at the University of Canterbury, CHART, is given as an example. 
1. INTRODUCTION 
The tools available for power system harmonic analysis 
are very Ii mited. This makes it difficult, if not impossi-
be, to obtain useful results. Therefore, the researchers 
at the University of Canterbury's Department of Elec-
trical and Electronic Engineering decided it was neces-
sary to build their own equipment [1], in order to be able 
to capture sufficient data to understand the phenomena. 
This has proved to be a major undertaking. 
In order to analyse harmonics on power systems, it 
is necessary to monitor many variables at different 
geographical locations simultaneously. This puts se-
vere constraints on the type of monitoring and analysis 
equipment which can be used. 
The amount of data which must be recorded at the same 
time can vary considerably. At each geographical lo-
cation many signals (current and voltage usually) may 
need to be acquired and processed simultaneously. It is 
important that the processor unit should have flexibility 
in the number of data channels it can handle and that 
it be able to be extended, within reason, according to 
needs. 
It is not sufficient to just obtain "snap-shots" when 
analysing power system harmonics. The data must be 
acquired continuously in real-time and precisely time-
stamped. Further, to reduce the amount of data which 
needs to be stored, the data should be brought to-
gether from different channels and real-time processing 
performed using some hierarchical layers of process-
ing. Accurate time-stamping is required so that the 
data from units at different locations can be combined 
for further post-event processing. The GPS system 
provides an ideal means of obtaining accurate time-
stamping for all the acquired data. 
A difficulty with using temporary equipment in a 
switchyard is possible problems of isolation. This can 
be overcome to a large extent by using fibre optics to 
transmit the data from the ADC units in the yard to the 
processor unit in the control room. The ADC units also 
provide a means of transmitting sampled data rather 
than signals to the processor. 
The dynamic range of the monitoring equipment is also 
an important consideration. While voltage levels are 
reasonably consistent, current can vary from zero to 
very large values in a short period of time. To en-
sure optimum signal resolution in the AID conversion 
process, a dynamic variable gain front end needs to be 
introduced. A 12 bit dynamic range would allow scal-
ing by 4096 different values. 
A major use of the equipment is to aid research into 
harmonic problems. Therefore the equipment must be 
flexible. The software should be able to be modified 
by downloading new algOlithms into the system, and 
the display of results should be able to be customised. 
This allows the expensive hardware to be used for dif-
ferent applications. Further, the storage of data should 
be flexible to allow for resolution and accuracy as well 
as the nature of the data formats. As indicated above, 
using real-time data processing and analysis reduces 
the amount of data which needs to be stored for future 
analysis. A final requirement of equipment of this na-
lure is that the hardware can be upgraded incrementally. 
This paper describes some of the problems and solu-
lions of power system harmonic dala acquisilion. 
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2. SAMPLING SYNCHRONISATION 
For multi-node network analysis it is necessary to sam-
ple synchronously at all locations involved. Synchro-
nisation to an absolute time reference is not critical, it 
is more important for the distributed instruments to be 
synchronised to each other. To achieve this, a master 
clock could be set up within one of the instruments in-
volved, and its time could be transfelTed to the other 
instruments. However, this kind of time transfer is not 
trivial when the.instruments are located far from each 
other. The propagation delay over any kind of link 
would by far exceed the desired accuracy of the syn-
chronisation, not to mention the problems associated 
wit11 establishing any link at all. 
An alternative is to use the Global Positioning System, 
GPS, as time source for each of the instruments in-
volved [5]. This would synchronise instruments to ab-
solute time, which, although not essential, might prove 
beneficial for a particular application. Time transfers 
between instruments are no longer needed. 
According to Shannon's sampling theorem, a minimum 
of 2 samples per cycle of the highest harmonic of in-
terest are necessary to accurately describe a waveform. 
For the 50th harmonic of a 50 Hz fundamental this is 
a minimum of 2 samples every 400 f-LS, or a sampling 
frequency of 5 kHz. To establish power flow in an 
electrical network, relative phase angles are important. 
By having time-stamping accurate to 1 f-LS, this gives a 
phase elTor of < 10 at the 50th harmonic. An accuracy 
of 1 f-Ls is within the means of the GPS. 
Although synchronisation to absolute time is not a pri-
mary requirement, it is easier and cheaper to implement 
than time transfers between instruments. 
This effectively means that one master clock would be 
provided in each measurement location, with all master 
clocks being synchronous to within the accuracy of the 
GPS. The master clock should control each of the ADCs 
in the system, ensuring that there is no time difference 
in the sampling between the ADC channels. 
The measurement instrument would most likely be de-
ployed in switch yards, which have a high level of elec-
trical noise as well as a danger of high step voltages. As 
the signals to be measured can be some distance away 
from the measurement instrument, the ADC unit could 
be integrated into the main unit and the signal trans-
ported from the source to the main unit, or the ADC 
unit could be located close to the signal source. The lat-
ter choice is preferable because it avoids carrying ana-
log signals through a noisy environment, because an al-
ready digitised signal is can'ied instead. A drawback is 
that the ADC clock signal needs to be calTied from the 
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main unit to the ADC unit, thus requiring a full-duplex 
link, but this is not a significant disadvantage compared 
with the benefit of avoiding signal distortion. 
The link between the main and ADC units can be im-
plemented with coaxial or fibre-optic cable. The shield-
ing of coaxial cable may still be insufficent in a switch 
yard environment. Fibre-optics would be immune to 
switch yard noise, and also provide electrical isolation 
between units. This also weighs in favour of imple-
menting ADCs remotely, because it provides reliable 
isolation between the ADC units and the main unit. 
For calculation of harmonic levels FFT windowing is-
sues need to be taken into account. These occur when 
the number of samples taken per cycle of the funda-
mental differs from the predefined number. Compen-
sating for this during the transformation is computation-
ally expensive and takes DSP resources away from the 
primary task. 
Another approach is to vary the sampling frequency ac-
cording to actual mains frequency such that there is al-
ways the same number of samples per fundamental [5J. 
This should keep the errors introduced due to window-
ing at a suitably low level, without taking up CPU time. 
The mains frequency would need to be tracked continu-
ously and the sampling frequency adjusted accordingly. 
3. HARDWARE REQUIREMENTS 
Apart from the hardware required for sampling syn-
chronisation, which is listed above, and the hardware 
for time-stamping introduced below, processing power 
must be sufficient for the task. Some of the other re-
sources usually found in a computer system are also re-
quired. 
The processing power in the system is influenced by the 
chips available at the time and their cost, the practicality 
of combining a number of chips into the same system, 
the processing requirements of the intended application, 
and any spare CPU resources desired for possible future 
applications. The minimum would be to use a multi-
plexed ADC stage and one processor for analysis of all 
input channels. 
For time-stamping with an accuracy and resolution in 
the order of I f-LS, a pure software solution is not ade-
quate. DSPs like the TMS320C3x from Texas Instru-
ments can execute approx. one instruction in that time, 
which is not nearly enough to process an interrupt in 
an interrupt service routine. Latencies in processing of 
time information may not be equal between all sam-
pling channels, and the response time typically guar-
anteed by a real-time operating system is too long for 
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Figure 1: Overview of one CHART system with remote ADCs, mains frequency ,.",Ip,.,·",'", GPS re-
ceiver, main unit/hub, and control and display unit (CADU). 
time-stamping at this accuracy. 
When software is not fast enough, implementation in 
hardware is in order. This can take a considerable load 
off the CPU, and guarantees that there are only minimal 
time errors between channels. Tying the time-stamping 
in with the sampling further improves coherency be-
tween the two. 
The following hardware would have to be implemented: 
• DSP with program and data memory, 
• sample clock and data 1/0 between DSP and 
ADC, 
• sample clock, time-stamping and program/data 
I/O between DSP and main system (hub). 
The program memory for the DSP shouldn't be fixed 
so that user-defined application programs can be exe-
cuted. Furthermore, I/O with the GPS receiver, sam-
ple clock generation, and of actual mains fre-
quency needs to be implemented; this should be on a 
separate card as it is only needed once per main unit. 
To reduce the amount of hardware, one DSP could ser-
vice more than one ADC, or more than one DSP could 
be combined per card, sharing the I/O circuitry to the 
main unit. 
Ideally, a platform for development of this custom hard-
ware would fulfil the following 
1. A hardware platform supported by mUltiple ven-
dors, and for which specifications are controlled 
sensibly, This hardware platform must: 
(a) have a sufficient rate of throughput 
(b) have multi-CPU capabilities 
(c) offer a minimum card size for user hard-
ware 
(d) offer a sufficient number of slots for cards 
(e) allow user-defined signals to be canied be-
tween cards 
2. An operating system which is available for the 
above hardware. It should have a certain cus-
tomer acceptance, and it must: 
(a) be multi-tasking 
(b) offer real-time features typically required 
for process control 
(c) incorporate network capabilities currently 
in common use 
The choice of hardware should be directed towards 
commonly available digital systems, because the in-
vestment in hardware designs is huge and not easily 
portable. For harmonic analysis on a desirable number 
of channels simultaneously, desktop PC hardware does 
not support sufficient bandwidth, card size or card num-
bers. The alternative are industrial 19 in rack systems, 
although they incur a noticable increase in cost. 
The rapid change in underlying technology, e.g. 
processing speed, memory cost, microchip integration 
level, or power consumption, can quickly change the 
constraints of an instrumentation system. 
With advances in microchip technology, a solution 
which is likely to be more cost-effective is to merge the 
DSP stage with the ADC stage and having both sep-
arated from the main unit. The interface between DSP 
and main unit would have to be designed to cater for the 
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Figure 2: Data flow between the cards of the CHART system. 
transfer of time-stamping signals, DSP application soft-
ware, and DSP control from the main to the remote unit, 
and for the transfer of status infOlmation and packets of 
time-stamped data back to the main unit. The largest 
advantage of this design would be the much easier con-
straints on card size and slot numbers. 
4. REAL-TIME OPERATING SYSTEM 
The choice of operating system is not clear for large 
volume data capture and processing systems. 
General purpose operating systems have the advantage 
of being optimised to have a very high throughput, but 
the time taken to perform specific tasks is not gUal'an-
teed. On the other hand, real-time operating systems 
guarantee the time for an operation but throughput is 
generall y sacrificed. 
Real-time operating systems are developed for specific 
applications and are not so common as general pur-
pose operating systems. This makes them more prone 
to implementation elTors and they are not so well sup-
ported. A further problem is that, should operating time 
or memory limits be exceeded, the system collapses, 
unlike a general purpose operating system which may 
lose some data but will keep on going. 
The CHART system, described in more detail in the 
next section, uses a real-time operating system. While 
this was the COlTect choice when the project started, it is 
now debatable whether this is necessary given the much 
higher processor speeds now available. 
5. THE CHART SYSTEM 
The CHART system has been designed to find the har-
monic levels of as many as 32 power system voltage and 
CUlTent signals on a cycle-by-cycle basis continually in 
real-time. Hence the acronym CHART - Continuous 
Harmonic Analysis in Real-Time. Hal'monics are com-
puted for every fundamental cycle continuously and in 
real-time, and can be displayed as they occur. CHART 
can also compute and display harmonic impedance and 
power of a monitored bus. Figure 1 gives an overview 
of one CHART system. Generally, two or more systems 
are used in conjunction. 
F U sample clock DAPM data packets 
sample clock I 1 sample data 
8 
Figure 3: Generation and propagation of 
the sample clock: from the digital ser-
vices module (DSM) to the remote ADC 
(RADC). Sample data coming back from 
the remote ADC is time-stamped and put 
into packets by the data acquisition and 
processing module (DAPM). 
CHART samples signals at a rate which allows the 
50th harmonic to be recovered. This quantity of data 
is not onerous and can easily be handled by indepen-
dent ADCs at the point of monitoring and then trans-
mitted to a central location by a fibre-optic link. How-
ever, harmonic levels are computed using the FFT to 
find the discrete Fourier transform (DFT), which can 
be efficiently implemented using DSPs. For the num-
ber of channels required it was necessary to develop a 
two channel Multibus II based DSP board. A typical 
system consists of four or more boards which can be 
easily increased to improve processing capabilities and 
increase the number of channels. The bus configuration 
for handling the data transfer between the data acqui-
sition and processing modules (DAPM) , the hub and 
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4: multiple CHART systems 
for synchronised distributed measurements. 
the baseboard are shown in figure 2. In figure 3, the 
means by which the generation of the sample data is 
controlled and propagated to the DAPMs is shown. An 
additional of using DSPs is that many differ-
ent harmonic analysis algorithms can be tested, because 
the system is designed to allow simple loading of exe-
cutables into a DSP's program memory. 
CHART incorporates a GPS satellite time reference. By 
using several CHARTs at geographically separate loca-
tions on the network, the system has the inherent capa-
bility of enabling precise simultaneous measurements 
of power system parameters. Where data is being sam-
pled at different geographic locations, the CHART units 
must be interconnected by a network as shown in fig-
ure 4. Only one control/display unit is needed for all 
mesurements systems. For analysing data from two 
or more CHART units, a central processor is required 
somewhere on the network. 
The front-end processing of the sampled data happens 
on the DSPs. In the case of harmonic analysis, har-
monic information is extracted from the time domain 
data, arranged into packets and time-stamped. A fur-
ther stage of by the main unit can be used 
to implement filtering and detection according to user-
defined criteria, e.g. harmonic levels exceeding a preset 
limit. The data is then stored for record keep-
and further analysis, and can be displayed to the 
user. A detailed description of the structure of the soft-
ware for the DSPs and the hub can be found in [2, 3 J. 
Without this two-stage processing, many gigabytes of 
data can easily be collected. With it, the anlount of data 
collected does not exceed the capacity of the system. 
This has the added advantage that the retained data is 
focused on the of interest, without the need for 
elaborate further processing. 
6. CONCLUSIONS 
For continuous precise time-stamping with high resolu-
tion, it is necessary to carefully consider issues of data 
flow and its matching with time information. A purely 
software-based solution is not sufficient for high-endre-
quirements, although advances in CPU technology will 
reduce the need for specialised time-stamping hardware 
in the future. 
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Abstract-In the past, data acquisition systems for power 
quality monitoring required expensive cllstom-designed 
hardware and software. With recent advances in standard 
PC components, this is no longer the case. This paper 
discusses requirements for modern instrumentation systems, 
and the effectiveness of standard CPUs and operating 
systems in fulfilling these requirements. A CPU register 
and interrupts can be llsed for sample clock generation 
and time stamping. Commercially available single-board 
computers are suitable for ADC front-ends. Modern CPUs 
include signal processing instructions previously only found 
in DSPs, and general-purpose operating systems such as 
Linux provide all the necessary software featur~s. 
I. INTRODUCTION 
Advanees in processor perfonnance bring with them 
new opportunities for instrumentation systems in terms 
of size, cost, and bandwidth. Custom-built hardware can 
be replaced with software and standard components. This 
paper examines how these advances affect instrumentation 
systems for power quality monitoring in particular. 
The main requirements for power quality monitoring 
are continuous measurement and analysis of voltage and 
current vectors in power distribution systems. Of partic-
ular interest are harmonic components. A sampling rate 
of 5 kHz is sufficient for the 50th harmonic magnitude 
(50Hz system), which does not a high demand 
on hardware. The recovery of phase for harmonic 
power flow calculations with an accuracy of 10 10° is 
more demanding, especially for the higher-order hannon-
ics. An even higher demand on equipment is placed when 
transients are to be examined, but this is not considered 
in this paper. 
It is essential that the sampling of input values oceurs 
simultaneously on all inputs, so the values, 
which may for example represent several systems 
in a switch yard or across a power network, can be cor-
related with each other. The upper limit of allowable time 
error between inputs is detennined by the application, and 
is typically in the order of l/ls. 
Measurements at geographically different loeations also 
require the same aceuracy limits, to allow, for example, 
hannonic power flow calculations. Instruments need to 
be closely synchronised over distances. If the in-
strument is to be used for monitoring, it needs to have 
sufficient bandwidth in all processing stages to handle a 
continuous flow of data. A decade ago, this required a 
lot of dedicated hardware for synchronisation and many 
DSPs to maintain the throughput. Substantially reduced 
hardware requirements translate into cost savings and 
make pennanent deployment economicaL 
Isolation requirements, like those in a high-voltage 
switchyard environment, can also put further constraints 
on instrumentation system design. 
A data acquisition system can be broadly described as 
having the stages 
sensor -t ADC -t processing stora.ge -+ a.na.Zysis 
plus a suitable control mechanism for the sampling, the 
complexity of which heavily depends on bandwidth and 
accuracy requirements. The of the ADC 
stage with respect to power quality monitoring are dis-
cussed in [1]. This paper discusses some of the key 
processing issues. 
II. PROCESSOR ARCHITECTURES 
The trend to more complex processors and higher clock 
speeds is continuing, with both resulting in increased 
processor performance. Special instructions for signal 
processing, which were found only in DSPs 10 years ago, 
are now included in desktop processors like Athlon or P4. 
There is no longer a stringent requirement for using DSPs 
for power quality computations. 
Architectural features like caching, pipelining, and ex-
ecution concurrency were introduced to overall 
perfonnance. These improvements however had a neg-
ative effect on interrupt latency [2]. After continuous 
speed improvements, latency is in the same order as it 
was 20 years ago. Execution times of code parts have 
become non-detenninistic and are largely statisticaL If 
the processor is used for time-critical tasks, any non-
detenninistic execution of CPU instructions becomes ir-
relevant if the amount of indetenninism is less than the 
timing accuracy required. The following section shows 
that this is now the case with modern processors. 
III. SAMPLE TIMING ISSUES 
The Hrst step for any data acquisition system is to 
convert an input value to a digital representation. This 
sampling process is initiated by a signal to the ADC 
(analog-to-digital converter) stage. Depending on the 
application, a data acquisition system may have many 
input channels, each of which has an ADC. Synchronous 
measurements require that the sampling on each input 
occurs at precisely controlled instants. The maximum 
allowable uncertainty for this depends on the particular 
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measurement undertaken, and is often much shorter 
than the sampling period. 
For power quality monitoring, the time stamping ac-
curacy of the sampling typically needs to be in the order 
of 0.1-1 ~s. Harmonic power flow calculations compare 
phase at different nodes of the distribution network. 
10 at the 50th harmonic is approximately equivalent 
to' 1 ~s. The samples need to be time-stamped with an 
accuracy better than 1 ~s. 
For a 50Hz system, a sampling rate of 5 kHz would 
be sufficient to capture the 50th harmonic, but it is 
t,o use a power of two of the fundamental, 
e.g. 6.4 kHz (128 points at SO Hz, no oversampling). 
Synchronisation of sampling is achieved by clocking 
all ADCs with the same signal. The ADCs must have a 
known time after which the result appears at the outputs. 
The following tasks need to be performed: 
1) clock generation 
2) at a mUltiple of the fundamental 
3) time stamping 
0dJLll~/l11J/S at a multiple of the fundamental frequency is 
not strictly necessary, but does significantly reduce FFT 
computational requirements by eliminating windowing 
issues. 
It should be possible to perform all these 3 tasks 
by utilising a 32 bit counter register provided by the 
CPU. The counter is free-running with a suitably high 
frequency, about 50-100MHz (or the clock frequency 
of the CPU), and pre-loaded with a value which, when 
decremented to zero, denotes an interval between samples. 
When the counter reaches zero, a sampling signal for the 
ADCs is the counter is reloaded, and the ADCs 
are read. 
The frequency is adjusted by changing the 
initial counter value. The actual mains frequency can 
be measured by a mains-derived and low-pass 
filtered signal into an interrupt input of the 
CPU. The mains frequency can be derived from the initial 
counter values and the number of times the counter has 
reached zero. Alternatively, the mains frequency can be 
assumed to be fixed. Calculating the mains frequency 
is not time-critical and should be performed outside 
the interrupt service routine. Using hardware counters 
for a mains-synchronised sampling clock is 
described in [3]. 
is performed by generating another 
interrupt by the one-second output of the time receiver. In 
the interrupt service routine, the above counter needs to be 
read and the value stored. This allows the detennination of 
the number of counter decrements per second, which can 
be used when the ADCs to work out the number 
of counts which have elapsed since the beginning of the 
second. 
Of critical concern is the timing and latency of the 
but a number of factors can be used to ad-
vantage. All counter calculations only involve simple 
calculations and need not be perfonned inside 
service routines. The order of operations 
167 
inside the interrupt service routines should be considered 
carefully. 
The interval of the 1 pps signal can be considered 
constant. The counter frequency will drift, but not change 
abruptly. This interrupt should be assigned highest prior-
ity. If the counter frequency (~ CPU clock frequency) is 
calculated to have jumpcd by an unreasonable amount, 
the result should be discarded for this second. 
Likewise, the zero-crossing interrupt may be masked 
by a higher-priority interrupt for a short time, <20 ~s. 
The software can cope with this, combined with the 
assumption that mains periods do not change significantly 
for single cycles. A simple suitable low-pass or averaging 
filter should be used as well, which also eliminates jitter 
generated by noise. 
The sample clock intenupt is non-critical. When reach-
ing zero, the counter generates an external clock signal 
and reloads, without software. The ADCs can be read any 
time before the next sample clock pulse. 
An 80MHz Power PC CPU has an interrupt latency 
in the order of 1-2 }lS. 400 MHz versions are available. 
A large part of the latency is deterministic and can 
therefore be compensated [or. An accuracy of < 1 J.1s can 
be achieved without great difficulty. 
As a test of the time required for time-consuming calcu-
lations, benchmarks with the commonly used fftw library 
[4] have shown that even a relatively slow 450 MHz 
Pentium 3 CPU can calculate a 128 point complex FFT 
in under 15 J.1S. For 6 channels, this would be <11200 of a 
mains cycle. Filter or THD computations are of the same 
order of complexity as those of FFTs. 
A standard PCI bus is clocked with 33 MHz. A 32 bit 
word can be transferred in one bus cycle in burst mode, 
which has an overhead of a few cycles. A single bus 
access takes approximately 4 bus cycles. This throughput 
is sufficient for at least 6 ADC channels. 
It is therefore possible to perform sample clock gen-
eration and time stamping in software with the help of a 
CPU register, while only placing a small to moderate load 
on the CPU, leaving room for processing of the data., 
IV. SYSTEM ARCHITECTURE 
Power quality monitoring places a number of additional 
constraints on instrumentation systems. Switch yards, 
for example, are an electrically noisy environment and 
can produce potentially large voltage differentials. Signal 
sources arc likely to be located many metres from a 
control room. This makes it impractical to carry signals to 
ADCs. Instead, ADCs must be located close to the signal 
sources. If signal data is carried digitally to the control 
room, it is relatively immune to noise and further signal 
degradation is prevented. 
For measuring voltages and currents of a 3-phase power 
distribution system, 6 ADC channels are needed. At a 
sample rate of 50 kHz (8* oversampling) and an ADC 
width up to 16 bit, the resulting 600 kbyte/s data rate 
is well within the capabilities of current CPUs, with 
computing power to spare. 
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Fig. L A typical configuration of the proposed sampling hardwllre. 
Bandwidth becomes tighter if oversampling and an 
anti-alias filter is used. The advantages of doing this are a 
reduction of computational requirements further on, and 
a reduction in front-end filter component size. 
The more can be performed in the front-
end, the less bandwidth and computing is needed further 
on at the central and analysis stage, however 
the particular application will set a limit on how much 
can be left to the front-end. 
Tasks which also need to be performed include auto-
range control of the inputs, and time stamping of the 
sample data (see previous section). 
Depending on circumstances, a simple noise-reduction 
filter can be implemented. Compensation. for non-
linearities of the sensor makes post-processing of data 
convenicnt. This can be up by using a simple pre-
computed look-up table. A 16 bit ADC and 32 bit floats 
translate into a table size, which is small by 
today's standards. It is not essential to compensate at 
the ADC front-end, but doing so presents filtered and 
corrected data as output of the ADC front-end, which 
reduces complexity and processing at later stages. 
At the minimum, it is desirable that the ADC front-
end provides at least slightly noise-filtered data which is 
time-stamped with sufficient accuracy and corrected for 
sensor non-linearities. 
A. Front-end design 
Instead of making custom hardware, this front-end 
CPU system can be based on one of the commercially 
available single-board computers. Besides a CPU and 
memory, thcse .boards often provide at least one PCI 
bus and various interfaces, including RS-232C, 
network, or IDE hard disk. Intended for use in embedded 
systems, the form factor is comparatively small, and a 
low-power version of the CPU is used. CPU power is 
therefore likely to be a little lower than in top-end desktop 
PCs. In other words, "a laptop with PCI slots and no case" 
is a reasonable description of the desired features. 
in essence, a PC for this ADC front-end provides 
further benefits. computers are commercially 
available at comparatively low cost. Most of the software 
development can be done on a Pc. Software development 
systems are much more advanced for PCs and standard 
tools can be utilised. Development for embedded systems 
is intrinsically more difficult and requires expensive spe-
cialised tools. 
Some custom hardware will need to be interfaced to this 
CPU, which is easiest when implemented as a PCI bus 
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Fig. 2. A typical configumtion of the previously developed CHART 
instrumentation system, which has a hardware time base. 
card. The custom hardware comprises the analog input 
stages, scale adjustment for auto-ranging, and ADCs, once 
per input channel, as well as those parts of sample clock 
generation and time stamping circuitry which can not 
yet be implemented in software. It is desirable that all 
required custom hardware is integrated on one or more 
PCI cards. If more than one card is required, all cards 
should be identical in design. Depending on the particular 
components used, it is possible to fit everything into a 
standard small form-factor PC enclosure. 
For measurements involving more than one p'f'{Wr,ml,-
ical location, accepted practise is to use a co.mrnelrci:all, 
available satellite time signal receiver as time base, e.g. 
GPS, GLONASS, or Galileo. These devices supply coarse 
timing information (1 s and up) via an RS-232C interface, 
and a digital one-pulse-per-second output, which must 
be interfaced to the time-stamping circuitry. If the time-
stamping is implemented in hardware, the I pps 
will have to be supplied to all PCI cards via intercon-
necting cables. 
Flash memory is now available in capacities which are 
high enough to store the operating system for the front-
end CPU, all the application software, and correction 
tables for a large number of sensors. The system needs to 
boot from this flash memory. Some single-board systems 
provide an JDE hard disk interface that, when combined 
with an IBM Microdrive (flash memory which behaves 
identically to a hard disk), becomes a storage solution any 
operating system today should be able to access easily. 
B. System configuration 
If more than one front-end ADC system is needed at the 
same location, the same satellite time source can be used 
to provide sychronisation. This becomes more economical 
with a larger number of channels per front-end. It is not as 
straightforward as having only one time source in the base 
station. However, the need for very time-critical transfcr 
of ADC clock signals from the base station to the front-
end disappears. 
Data needs to be transferred from the front-end to the 
base station with some kind of network. The internet 
provides an array of hardware and protocols, the obvious 
choice being ethernet. A 100M ethernet link provides 
about lOMbyte/s throughput. which is more than suffi-
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cienl for power quality applications. PCI cards with fibre-
optic 100M ethernet interface are readily available, and 
any operating system should be able to handle internet 
protocols. 
An overview of a typical deployment of the proposed 
system is shown in figure I. For comparison, figure 2 
shows a similar system previously developed at the Uni-
versity of Canterbury, based on a hardware time base. 
An alternative, simplified system design can be built 
from a desktop PC, acting as both front-end processor 
and base station for control, storage and analysis. This 
is sufficient for a limited number of channels, with more 
channels as processors become faster. Implementing all 
custom hardware on a PCI card allows its dual use. This 
is also an excellent way to develop the software for the 
custom hardware. The issues for interfacing time signal 
receivers are identical to those in separate front-ends. 
Multiple desktop systems can be used if necessary. This 
constellation can be seen as the budget version of a top-
end instrumentation system. 
Power supply issues need to be resolved. Batteries can 
be used for continuous operation up to a certain limit. 
For permanent operation, a suitable isolated power supply 
must be made available. 
V. SOFTWARE CONSIDERATIONS 
The choice of software for the base computer is reason-
ably straightforward. None of the tasks are time-critical, 
and communications are via the internet, which in itself 
provides a certain amount of buffering. Desktop CPUs 
provide ample power for number crunching, with AMD 
being slightly more efficient for floating point operations 
than Intel. Multi-CPU systems are available. A generaI-
purpose operating system is well suited. Linux has proven 
to be reliable and would be a good choice for a dedicated 
instrumentation system. In particular, it enables users to 
log in remotely, which allows full use and control of the 
instrumentation system without having to be on site. 
For the ADC front-end, a real-time OS like vxworks 
could be used. The drawback is that although these 
systems guarantee a response within a certain time, their 
average throughput can be quite low. When resources 
(other than CPU time) are depleted, they simply stop 
working. In contrast, general purpose OSes continue, but 
at a much lower speed. This means that they can no 
longer perform the intended task adequately, but they still 
allow the user to log in and fix the problem. This is a 
strong argument for an autonomous system which can be 
operated remotely. 
For a data acquisition system, the real-time require-
ments are rather simple. With an external signal, counter 
or ADC output values need to be saved within a short 
time frame. Their processing is not time-critical. Saving 
values can be performed easily within an interrupt ser-
vice routine, and modern CPUs provide adequately low 
interrupt lalency. It is therefore not impossible to run a 
general-purpose OS. 
169 
A general-purpose OS can be run on a real-time kernel, 
e.g. [5], but this is much more sophisticaled lhan is 
required. Real-time extensions for Linux exist as well, 
and are commonly offered commercially with hardware. 
A sufficient solution is to modify Linux to add a fast 
interrupt routine. The availability of the source code 
makes this possible, and versions for embedded systems 
already exist. 
Depending on desired flexibility of the front-end, dif-
ferent programs can be run, possibly including a user-
supplied component. The user-component can be imple-
mented via a shared library API. On a general-purpose 
OS, shared libraries are commonly used, and can be 
loaded by the main program any time after startup. 
Software for storing the programs, and exchanging 
control information, programs and data with the base 
system, are already taken care of by a general-purpose 
OS, simplifying that part of the design considerably. 
If this instrumentation system is to be connected to 
the internet, security considerations need to be taken very 
seriously. This becomes paramount if the front-ends are 
connected to the base PC via the internet. The encryption 
which will need to be used for this incurs a non-negligible 
CPU load penalty, which must be considered. Experience 
shows repeatedly that internet security issues have nol 
received appropriate attention. 
VI. CONCLUSION 
A single modern CPU can now be used for continuous 
synchronous measurements of voltage and current vec-
tors in power distribution systems, instead of expensive 
hardware-based solutions. Utilisation of standard PC com-
ponentry and a general-purpose operating system reduces 
design complexity substantially. 
A key issue is the accuracy of time stamping of the 
samples. A 32 bit counter register in the CPU can be used 
to time-stamp data and control the sampling frequency. 
Single-board computers are suitable for implementing 
cost-effective ADC front-ends. Ongoing improvements in 
processor performance will make more data processing 
possible in the front-end. 
The level of performance of modern processors is suffi-
cient for the time-critical tasks of sample clock generation 
and time stamping, while still handling the data stream. A 
number of different configurations are possible. Low-cost 
data acquisition systems can be built, allowing a greater 
use of informative quality monitoring of power systems. 
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Abstract-This paper examines the effects of the ADC quanti-
sation noise on the recovery of harmonic magnitudes and phases 
in order to determine the noise limits or instrnmentation system 
design for power systems monitoring. We show by theory and 
simnlation that magnitude and phase errors arc independent of 
harmonic order, that magnitude error is independent of harmonic 
amplitude for snfficiently large signal to noise ratios, and that 
phase error is i'nversely proportional to harmonic amplitude. 
The noises may be reduced by increasing the ADC width 0\' 
the transform length. A 12 bit ADC gives sufficiently aCCllrate 
results for typical powel' quality applications. 
Index Terll1s- Analog.digital conversion, Quantization, Power 
quality, Monitoring, Sigual sampling, Discrete Fouder trans-
forms, Digital filters, Digital measnrements 
L INTRODUCTIOK 
D ESIGI\TERS of instrumentation systems are interested in the extent to which each part of the system contributes to 
the final enor. Harmonic analysers report the magnitude and 
phase for each harmonic order, therefore the elTor for these 
instruments is the differences in both magnitude and phase 
between the values reported by the instrument and the actual 
values being measured. A typical structure of a harmonic 
analyser is shown in figw'e 1. The final enor is mainly made 
up of contributions from 
• ADC (analog-to-digital converter) quantisation 
• ADC non-linearities 
• Analog electronics non-linearities 
and is also influenced by 
• Transform length (the length of the 17FT, fast Fourier 
transform) 
• Oversampling ratio 
• Number of sample points (which is equal to transform 
length times oversampling ratio) 
• Digital filter (downsampling filter) characteristics 
This paper describes simulations of the en-ors inherent in 
the ADC quantisation with respect to their effect on harmonic 
analy sis. The results provide designers of such instruments 
with information about the hardware required for a desired 
level of accuracy, and allow customers 10 assess Ihe signifi-
cance of results, Average and maximum en'ors are of interest 
for both magnitudes and phases. 
The data acquisition stage (ADC) and fast Fourier transform 
(FIT) performance are simulated with particular emphasis on 
Fig. 1. Components of a harmonic analyser, The digital low-pass filter is 
present if ovcrsampting is used. 
phase recovery. Phase information is important for establishing 
harmonic power flows. The simulation variables are sample 
rate (samples per fundamental period) or FFT length, ADC 
width (bits), the ratio of harmonic to fundamental amplitudes, 
and the harmonic order. Realistic known input values are fed 
into the simulation model, and the elTors are calculated as 
the differences between the input and the output values, An 
ideal ADC is assumed for the simulations; other distortions 
resulting from non-linearities, sample and hold windows, etc 
are not considered. 
Measuring CWTent harmonics on power distribution lines 
presents the problem of a largely varying signal amplitude. 
For line cUlTents it ranges fi'om near 0 (no load) to typical full 
load levels, whereas the voltage signal is practically constant. 
Fault levels are higher for both cUlTents and voltages. Although 
in the case of a fault the harmonic content is not of primary 
interest, capturing the fault waveform is of interest for fault 
location applications. If transient capturing is not part of the 
objective of the instrument, the higher amplitudes of transients 
need not be considered. Automatic gain adjustment can be 
used to respond to changes in input signal amplitude, but has 
a number of disadvantages [I], [2]. 
Resolution issues in detecting the ha!Tllonics are a further 
potential problem, because the amplitude of the ha!Tllonics 
may be orders of magnitude lower than the amplitude of 
the fundamental. Filtering out the fundamental causes the 
relationship of harmonic amplitudes to fundamental amplitude 
to be lost, and requires sharp filters which are expensive to 
implement with analog components. The simulations presented 
here investigate to what extent the presence of a large fun-
damental affects the recovery of harmonic amplitudes and 
phases. 
II. THEORET1CAL CONSlDERATIONS 
Quantisation by the ADC adds error to the sampled values. 
If the input signal is not cOlTelated with the quantisation 
levels of the ADC, the quantisation enol' is effectively random 
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Fig. 2. The ilS difference the 
the actual vector Enlk 
and actual harmonic magnitudes El1~k 
is the difference of phases EPk k 
order. 
and uncorrelated, and behaves like additive noise. The input 
signal is uncorrelated with the quantisation levels if it is 
spectrally dense, that is, if a number of frequencies in the 
signal have amplitudes larger than the quantisation interval of 
the ADC. Also, any signal can be made to be uncorrelated to 
the quantisation levels by the signal (3]. 
If the ADC has an ideal transfer function with a quantisation 
width of w, the quantisation error is uniformly distributed in 
. 2 
the interval [~~; and has zero mean and vari ance f 2 . 
The quantisation power q is equal to 'the variance of the 
quantisation error 
q (I) 
Since the quantisation elTors in each signal sample are ef-
fectively random, the quantisation noise in the spectral domain 
is complex Gaussian, i.e. its real and imaginary parts are 
each Gaussian distributed with zero mean, ,md are statistically 
independent of each other (4]. This is so because each spectral 
output of the FFT is a weighted sum of the signal samples 
input to the FFT, so the central limit theorem applies to the 
FFT outputs (5]. 
Since the quantisation errors in each signal sample are 
uncorrelated with each other, the quantisation noise in the 
spectral domain is white, i.e. the quantisation noise power q is 
spread equally across all frequencies, including DC. For an N-
point FFT, the noise power in each output "bin" of the FFT is 
f!r. The FFT output bins represent the magnitudes and phases 
of a complex-exponential decomposition of the input signal. 
The nth harmonic in the input signal appears in both positive-
frequency and negative-frequency bins in the FFT output, with 
the amplitude in each bin equal to half the amplitude of the 
harmonic, as described by the ttigonometric identity 
1 
cos:v 2 + (2) 
Therefore, when using an FFT for harmonic analysis, har-
monie amplitUdes are measured by taking twice the value of 
the positive frequency bins of the FFT output, and the noise 
power or variance for each harmonic except DC is 
Q (3) 
Each harmonic component of the quanti sed signal can be 
described as a vector with an associated length (its magnitude) 
and angle (its phase). The diagram in ilgure 2 shows in 
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Fig. 3. Ttle trigonometry the 
the reiationship of phase error to 
cartesian fOlm the true value the measured value arising 
from the quantised signal, and the measurement error 
Ek = 1:% hk (4) 
for each harmonic order k, The measurement results a har-
monic analyser reports to its user are the magnitude and phase 
of h~. 
The statistics of the noise in the measured harmonics are 
those of the enor vector Fh, which as previously noted 
complex Gaussian distribution. The statistical properties 
are the same for all k, except k = 0 (DC). Its magnitude has a 
Rayleigh PDF (probability density function) with variance Q, 
and its phase has a uniform PDF over whole circle [4]. The 
measured harmonic valne hh' = hk is complex Gaussian, 
plus a constant vector. Its magnitude has a Rician PDF [4], 
Of interest to the user are the magnitude enor 
(5) 
and phase error 
(6) 
The magnitude enor Em" has a distribution of Rician form, 
but with the origin shifted by For large (harmonic 
power» noise power, Ih/.-I » the disttibution of Em,. 
becomes approximately Gaussian with a mean of zero and a 
variance of 't. For small (not much larger than the noise 
power), the fmm of the distribution becomes skewed and the 
mean signiilcantly larger than zero. 
The trigonometry underlying the phase enol' EPk is shown 
in figure 3. In the right-angled triangle shown, 
IEkl 
sin(Eph:) = ~~-
Ihhl 
When the spectral phase error EPk is small, i.e. 11'\·1 
Ih,.I, sin(Ep!) ~ Ep!. and h~ C3' hI,:: 
, ~ IE,! 
EPk "" -~­Ihkl 
(7) 
(8) 
The phase of the enor vector is uniformly random over the 
full circle (as indicated by dashed circle in figure 3), but since 
the error vector phase is statistically independent of the error 
vector magnitude, the variance of Epl.- remains approximately 
proportional to the variance of and inversely proportional 
to the true harmonic magnitude for small EPk (i.e. high 
signal-to-noise ratio). 
From the foregoing discussion, the following proportional-
ities exist for the magnitude and phase enors relative to the 
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TABLE I 
PROPORTlO>iALlTIES FOR MAGNITUDE AND PHASE ERRORS, 
Magnitude error 
Dependence on Vaflance sld dey 
Phase eTTor 
variance std dey 
Harmonic order k independent (9) independent (10) 
Harmonic 
Number of 
tisution (L) 
FFT length (N) 
A. Model 
independent (II) 
1 (13) L 
(15) 
1 
£2 
1 ]V 
(12) 
(16) 
the number of quantisation levels 
of the harmonic with order k, 
III. SIMULATIOK 
A system to generate and analyse hannonics is modelled as 
shown in figure 4. Because the focus for these simulations is 
on the ADC, analog input circuitry like scalers and low-pass 
filters are not represented in the simulation. Their contributions 
to the li'equency and phase errors are constant and can be 
compensated for in the spectrum. 
As the first stage in the simulation, a periodic signal h(f) 
is specified in the frequency domain. It is specified by an 
amplitUde 110 at a frequency of 0 Hz (DC), and amplitudes Ak 
and phases I" of the fundamental frequency and its harmonic 
frequencies up to a maximum harmonic H. The time-domain 
signal s( t) corresponding to h(f) has the formula 
H 
sCt) Ao + Ak sin(kt ;k) (17) 
with H as the highest order harmonic present in the signal. The 
simulation creates samples of s(t) at regularly spaced times, 
N-I 
samples 2:= (18) 
11=0 
where n is the sample number, and N is the number of points 
per period T of the fundamental frequeney. !;J is the sampling 
rate. The sample points of s(t) are evenly spaced by iv, with 
the first point at t and the last point a distance of It 
before t T, or at t Repeatedly concatenating the 
sets of sample points in a continuous signa1. 
To simulate the effects of quantisation by an analog-to-
digital converter, a quantisation function is used which rounds 
intervals in the input to the same output value. 111e number 
of quantisation steps is determined by the width of the ADC 
in bits. For a width of B bits, the number of steps L is 
L 2B 1, and the width and height of each step are 
tV To simplify the simulation, it is desirable to keep 
the range of the input amplitude symmetric around zero. With 
an even number of steps and one step for the centre, one 
step remains which eannot be used by a symmetric transfer 
function. The function as used is odd~valued, and implemented 
with an input range of ±L All amplitudes are discussed with 
respeet to (unity). 
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Fig. 4-. Block diagram of the simulation modeL 
Within the scope of these simulations, no further digital 
filtering is performed. 
The result of the quantisation is then processed wi th a 
harmonie analyser, based on a fast Fourier transform. The 
harmonie analyser function returns the magnitudes and phases 
of the discrete Fourier spectrum of the signal being analysed, 
such that when analysing a signal sCt) with no quantisation 
noise, it returns the true harmonic magnitudes and phases, 
hl..(s(hd) = hk (see figure 4). The oUlput of the harmonic 
analyser with the quanti sed signal Sl (t) is then compared with 
the true harmonic values which were used to synthesise the 
input signaL 
B. Simulatioll Parameters 
The simulations are performed with Oetave [6]. The model 
described in the previous section is run with a range of values, 
in order to examine the magnitude and phase elTors in relation 
to 
I) harmonie magnitude and ADC width at a fixed harmonic 
order, 
2) harmonic magnitude and harmonie order at a fixed ADC 
width, and 
3) FFf length and ADC width at a fixed harmonic order. 
The effeets of ADC width and harmonic order are examined 
over several bands of harmonic amplitude relative to the 
amplitude of the fundamentaL Each band is given by a lower 
and an upper amplitude limit. This banding is necessary 
because the harmonie phase error is inversely proportional to 
the harmonic amplitude. Phase errors of harmonic amplitudes 
near zero would otherwise dominate the results and conceal 
the relationship between harmonic amplitUde and phase error, 
Because the ADC input range is set to ±1, care has to 
be taken that the signal does not exceed this limit. The DC 
value is set to O. The amplitude of the fundamental is set 
to 0.5 (i.e. the fundamental is given by 0.5 . and 
giving the harmonics random amplitudes with an upper limit 
of 0.025 almost always produees signals with peak-to-peak 
amplitudes::; ±l. Therefore, the fundamental is at least 40 
times larger than the largest harmonic. The effect of hrumonic 
amplitudes on the resulting error is examined by giving the 
harmonics random amplitudes within bands. Bands are set 
in decade intervals starting with 0.025 and are one interval 
wide, i.e. bands are 0.025 to 0.0025, 0.0025 to 0.00025, and 
so forth. Each band is examined separately, and for each band 
each harmonic is independently given an amplitude randomly 
generated with uniform distribution within the limits of the 
band. 
A.O. SAMPLING RATE AND AVC WIDTH PAPER 
TIle sampling rate is specified to the simulating program 
as the number of samples per period of the fundamental 
frequency. Thc number of harmonics is set to 128 (including 
DC), a higher number tban is expected to be of interest in 
reili systems. Therefore the number of sample points is set to 
256 to satisfy the of the sampling theorem. The 
Fourier tran;form length is equal to the number of samples. 
Because of the finite numerical precision of the machine's 
arithmetic when calculating the FYI', the output of the FFT 
contains arithmetic noise. Harmonics whos magnitude is com-
parable to or less than this arithmetic noise level will be 
swamped by the arithmetic noise. The reported phase values of 
these noise-harmonics are meaningless and effectively random 
over the full circle. Because the phases of the harmonic 
analysis are of particular importance and arbitrary values make 
a comparison of the phases of input and result difficult or 
impossible, harmonic amplitudes of 10-9 iustead of 0 are used. 
This is sufficieutly small to not affect results, and sufficiently 
large compared to the machine precision of approximately 
10'16 (64 bit floats). 
For each ADC width, harmonic order, or FFT length under 
consideratiou, the process of creating a halmonic signal, 
transforming it, and comparing the result with the initial value 
is repeated 200 times. For the magnitude and the phase of the 
CITor, the mean and standard deviation of these 200 results are 
calculated and plotted against the variable under consideration. 
IV. RESULTS AND DISCUSSION 
The results of the harmonic magnitude and phase errors as 
a function of harmonic order at a fixed ADC width are given 
in figures 5 and 6 for the magnitudes and in figure 7 for the 
phases. These graphs show that the en'or is independent of 
halmonic order, which is consistent with the theory. None of 
the proportionalities in table I contains the hrumonic order. 
Mean and standard deviation of the magnitude error and 
mean of the phase eiTor are independent of the ratio of 
the harmonic magnitude to fundamental magnitude, but only 
down to a certain limit. The particular limit is related to the 
quantisation width w of the ADC, or ADC width. When the 
harmonic magnitude is well above the noise, the mean of the 
error is essentially zero. 
For magnitudes close to or below the quantisation noise 
level, the mean increases. This is understandable because 
magnitudes can not be negative. Adding random noise values 
with a mean of 0 to positive values that are smaller or 0 can 
not result in sums with a mean of O. This is then reflected in 
the standard deviation as well as a non-zero mean. 
The standard deviation of the phase en'or decreases lin-
eru'ly with harmonic amplitude (figure 7), i.e. the 
standru'd deviation of the phase enor is inversely proportional 
to the harmonic magnitude. This is in agreement with equa-
tion 12. Again this is true only up to the limit of noise 
amplitude. The 2.5 x lOG line is at 60°, not at 100°. 
Another possible contributing factor to the non-zero mean 
of small harmonic amplitudes is that when the harmonic 
amplitudes are less than the quantisation intervals of the 
ADC, the samples may no longer be ullconelated with the 
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TABLE I! 
HYPOTHETICALTHD VALUES 
Al 0.5 0.5 0.5 0.5 0,5 0.5 
An ench 0.05 0.025 0.01 0,0025 0,001 0,00025 
2 S n. S 6, THD 31.6% 15.8% 6.32% 1.58% 0.63% 0.16% 
2:S; n ~ 11, THD 22,4% 11.2% 4.47% 1.12% 0.45% 0.11'" 
quantisation levels, in which case the quantisation error is no 
longer random. Any such correlations can be suppressed by 
dithering the input signal, as mentioned in section 11 
In any case, harmonics with magnitudes this low in compar-
ison to the fundamental are unlikely to be of practical interest 
in a power distribution system, because their effect on power 
quality is negligible, 
Because figures 5, 6 and 7 show that the spectral errors are 
independent of harmonic order, the simulation of the effect of 
varying ADC width is computed only at a single harmonic 
order. The 5th harmonic is chosen because it is commonly of 
interest. All other settings remained unchanged. 
The results of the harmonic magnitude and phase errors as 
a function of ADC width at a single harmonic order and at 
different harmonic magnitude levels are given in figures 8 and 
9 for the magnitudes and in figure 10 for the phases. The 
mean of the magnitude error decreases with increasing ADC 
width and is zero for sufficiently large harmonic amplitudes. 
The standard deviation decreases linearly by a factor of 2 
per 1 bit increase in ADC width (doubling of the number 
of quantisation steps), which is in agreement with the theory 
(equation 13). 
The mean of the harmonic phase errors is 0 for sufficiently 
large harmonic amplitUdes. The standard deviation decreases 
by a factor of 2 per I bit increa~e in ADC width, which again 
agrees with the theory (equation 14). 
Both magnitude and phase rms en'or are directly propor-
tional to the size of the quantisation interval, or the inverse of 
the number of quantisation steps, Both are also proportional to 
the inverse of the square root of the FFT length, Both factors 
are intuitively understandable, The rms enor in the signal is 
proportional -to the size of the quantisation step, and the total 
error power is equally divided between each hrumonic. 
Figure lOis the most useful one for evaluating the phase re-
covery perfOimance of a power quality monitor. For example, 
a system with an 8 bit ADC and 128 point FFT can resolve 
harmonic phases of unit amplitudes between 0,0025 and 0.025 
with a standard deviation of L5°, and of amplitudes between 
0.00025 and 0.0025 of 40°. A system with a 12 bit ADC 
has a standard deviation of 0.1 ° and 2° respectively, (The 
fundamental has a unit amplitude of 0.5.) 
These amplitude values can be related to the total harmonic 
distortion, THD, which is used as a measure for the overall 
harmonic content in a signaL It is defined as 
1 THD=-, /h 
00 
:LA~ 
n=2 
(19) 
and usually given as a percentage, The THD can be used as 
a measure for the line losses due to non-linear loads. With an 
FFf length of 128, up to the 63rd hrumonic can be recovered. 
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1 L The standard deviation of the ph;.)se error decreases with larger 
and longer transforms. 
As an example, table II shows the TIID values that would 
result from a system with the fundamental amplitude Al = 0.5 
and either 5 or 10 harmonics with an equal amplitude An and 
the remaining harmonics not present. 
As discussed in section II, the phase noise power is pro-
portional to the inverse of the transform length, therefore 
the phase noise standard deviation is proportional to *. 
Figure 11 shows the phase noise standard deviation as function 
of ADC width for various FFT lengths between 64 and 1024, 
and for two different harmonic magnitude bands. The distance 
between the lines is approximately constant and equal to y'2, 
which agrees with equation 16. 
An increase in FFT length implies a cOlTesponding increase 
in sample rate. When designing an acquisition system, this 
can be used to decide on a tradeoff between ADC width, and 
sample rate and computing power [2]. The computational cost 
of an FFT is proportional to N log N. 
The simple quanlisation by the simulated ADC produces 
a flat distribution of noise over the spectral range. Certain 
types of ADC exist which have a noise spectrum weighted 
towards higher frequencies, with a 6 dB/octave increase [7]. 
When used with oversampling, these ADCs push most of 
the quantisation noise to higher frequencies and out of the 
frequency rnnge of interest, hmmonic noise power 
approximately proportional to which is substantially lower 
than the -Iv from simple 
Making use of oversampling is also expected to increase 
accuracy, but was not investigated within the scope of these 
simulations. The effects of oversampling on magnitude and 
phase noise are equivalent to an increase in transform length. 
Oversampling averages R number of points into each new 
value, reducing quantisation noise variance by a factor of 
R, or lms noise by Amplifier and ADC non-linearities 
result in spectral enors whose amplitUde is not affected by the 
oversampling ratio. 
V. CONCLCSIONS 
The effects of quantisation noise on the ability to recover 
phase information have been examined, and simulated with 
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different parameters. The elTor for recovering phase informa-
tion is determined by the quantisation noise introduced by the 
analog-to-digital conversion. The simulations con film that the 
phase enol' is independent of harmonic order. The magnitude 
error is also independent of harmonic order, and is independent 
of the magnitude of lhat harmonic, for magnitudes significantly 
Im'get than the quantisation noise magnitude. The rms phase 
error is inversely proportional to the harmonic magnitude. 
Both magnitude and phase Ims elTor m'e inversely propor-
tional to the ADC width and the square root of the FFT length. 
These two relationships are the key factors for assessing 
the capabilities of a data acquisition system. To increase the 
precision of the instrument, either or both of the ADC width 
or the transform length (and therefore the sample rate) can 
be increased. The graphs in figures 10 and 11 indicate the 
relationships. 
The exact requirements of a data acquisition system depend 
on the particular application, but a system with 16 bit ADC 
appears unlikely to be required for power quality monitoring. 
A 12 bit ADC gives phase elTors in the order of a few degrees, 
and an 8 bit ADC in the order of some tens of degrees, for 
harmonic magnitudes likely to be of interest for electricity 
supply applications. 
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Abstract- Data acquisition systems for power quality monitor-
ing have complex requirements which also vary with the intended 
application. Overall, the complexity of an instrumentation system 
for power system monitoring is most dependent on the number of 
channels and sites which must be analysed, and the required time 
stamping accuracy. Three broad categories of system configura-
tions are described with their basic parameters. The emphasis 
is on a discussiou of hardware and software issnes which are 
involved in a system specification. 
Index TeTlIls-Powerquality, data acquisition, power system 
monitoring, power system measnrements, monitoring, power 
transmission control 
I. INTRODUCTION 
W HEN faced with the task of monitoring or examining an electricity supply system, suitable instrumentation 
must be obtained. The requirements for a particular power 
quality monitoring system depend to a large extent on the 
application and the specific answers which are sought in 
the respective situation. This paper discusses the significant 
parameters for such systems, typical values for different types 
of application, and other relevant issues. A detailed ordered 
checklist [I] can be used as a template for generating a spe-
cific requirement specification for a power quality monitoring 
instrument. 
Systems for power quality monitoring can be broadly di-
vided into three areas of application with different complexity: 
I) Equipment to measure a single 3-phase system at a 
single site. 
Such equipment consists of typically 3-8 channels. 
Time stamping of samples is relatively straightforward 
because only a single instrument is involved and high 
time stamping accuracy is not necessary. 
2) Equipment to measure mUltiple 3-phase systems at a 
single site, such as a substation. 
Such equipment can consist of tens of input channels, 
and sampling of all channels must be synchronised if a 
high degree of coherency is required (for example when 
comparing harmonic phases). High coherency implies 
that all channels share a common sampling clock. If 
channels are not located within the same instrument 
enclosure, the sampling clock needs to be distributed. 
A high time stamping accuracy is not necessary. 
3) Equipment to measure at more than one site, with each 
site being in one of the two configurations above. 
The sampling clocks of all involved instruments must 
be synchronised to a high degree if sample data is to 
be comparable. In practice this means synchronisation 
to a highly accurate common time source. This same 
method of synchronisation is also a possible solntion 
for implementing coherent sampling in the second case 
above when multiple enclosures are involved. 
For each of the above categories, the duration of measure-
ments can vary widely. Examples of short-term applications 
include confirming a specific operational status, and using a 
mobile instrument to investigate a specific problem that has 
started to occur. They are typically characterised by event-
driven recording. An example of a permanent application is 
continuously monitoring one or more characteristics of the 
electricity supply network for ongoing conformity, using a 
fixed installation of instruments. 
The characteristics which can be examined depend on both 
the hardware and the software of the monitor. The hardware 
defines a permanent maximum limit for the rate at which 
sample data can be acquired, whereas the software defines the 
type and method of analysis that is performed on the data. By 
modifying the software, the monitoring system can be adapted 
to new and/or specific tasks and new standm'ds for calculating 
power quality. Generous dimensioning of the hardware allows 
for a higher level of flexibility with respect to future analysis 
requirements. 
Implications of the above three configurations and otheT 
factors present in power quality applications are discussed in 
more detail in this paper. A particular issue is the storage and 
analysis of prodigious quantities of data, and the importance 
of reducing this to relevant subsets. 
II. SYSTEM ASPECTS 
The requirements with the Im'gest impact on overall sys-
tem design m'e the need for highly accurate time stamping, 
continuous operation, and noise issues. 
For highly accurate time stamping, an off-the-shelf system 
is not readily available, although it may be possible to build a 
system from off-the-shelf components. Design choices made 
for the details of sampling, and the time stamping of those 
samples, have significant ramifications for the broad system 
layout. The use of buffers is difficult because the temporal 
relationship between sampling clock and samples might be 
lost. 
The requirement of continuous operation precludes the 
use of buffers to extend the maximum sampling time. Data 
volumes can become high in a short time. Data must be 
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prc)cessed immediately to allow for continuous operation. It is 
essential that this processing causes a data reduction of several 
orders of magnitude, resulting in a volume of data which 
can realistically be stored. Data reductions can be achieved 
by identifying regions of interest, by transfonning the time 
domain data into the frequency domain, and by not storing 
the FFT result for every mains cycle. Keeping one FFT for 
every mains cycle is unlikely to be of interest in normal 
circumstances. 
The location of ADCs with respect to the signal source is 
critical in an electrically noisy environment such as a switch-
yard or industrial plant. Shielded cabling is not necessarily 
adequate, and the electrical characteristics of the sensor, the 
cable, and the ADC input have to be carefully matched. This 
can be difficult in practice. Where accuracy is most important, 
a solution is to locate the ADCs physically close enough to 
the sensors to prevent significant noise contamination. This 
generally means that ADCs have to be located in separate 
enclosures if the signal sources are further apart than a 
few metres. Multiple enclosures have major implications for 
cohcrent sampling. 
Other factors that must be considered for overall system 
design are the number of input channels, the bu's system used, 
and its maximum card size. The maximum card size deter-
mines how many ADCs can be integrated on one card. This has 
cost implications because in any system design there is a fixed 
cost associated with each card. The bus system determines the 
maximum number of cards. The overall maximum number 
of channels determines the kind of measurement that can be 
undertaken before a sudden increase in cost, necessitated by a 
second system, takes place. However, if a limited number of 
signal sources are in close enough proximity, the maximum 
number of channels may be of lesser importance. 
For fixed installations, the instrument should be supplied 
with mains power. For portability and temporary setups, batter-
ies are a good option, although their overall cost (weight, vol-
ume, charging, casing) and inconvenience can be significant. 
Battery life must be sufficient for the required measurement 
duration. The use of batteries may be the only option when 
floating the whole system at high potential or for avoiding 
ground loop issues. 
The data acquisition units should be networked with another 
computer for user interface, control, and data storage I backup. 
It does not make sense to design even a simple system without 
networking capabilities. A data link allows remote instruments 
to be controlled, and data to be retrieved from them. It is 
possible to make the network an integral part of the instrument 
setup, by sending all sample data to a fast central computer 
for processing. If the system is to interoperate with other 
monitor and control equipment, suitable interfaces need to be 
provisioned. If the system is designed for central data process-
ing, sufficient network bandwidth must be available. If basic 
filtering is performed on the ADC units and final processing 
on a central computer, network bandwidth requirements can 
drop to less than 20 kbyte/slchannel. 
This central computer could also perform time keeping, 
with the time being transfen'ed to all ADC systems for time 
stamping, removing the need for individual external time 
sources at each ADC unit. However, highly accurate time 
transfers can not currently be achieved over Ethernet [2]. 
For mains-synchronised sampling, the mains frequency 
needs to be determined, for example by determining the cycle 
time of a mains-derived signal connected to a suitable interrupt 
with a low-pass filter. This can happen on all ADC units indi-
vidually, or on the central computer followed by transfer over 
the network to the ADC units. It may be easier to obtain the 
mains-derived signal at the central computer, depending on the 
power supply situation of the ADC units. However, doing this 
centrally introduces measurement uncertainties which need to 
be considered. 
If all processing is to be done by the instrument, then clearly 
the CPU must be powerful enough to deal with all the design 
reqUirements. However, it is expedient to oversize the CPU to 
allow for future modifications. 
Depending on the particular application or intended range 
of uses, digital inputs and outputs can be considered. If the 
digital inputs are time-stamped with the same mechanism as 
the analog inputs, event capture channels are available for 
interfacing to other equipment. Digital outputs can be used 
for control and signalling functions. 
Some applications will require that some or all inputs and 
outputs are galvanically isolated, for example if the whole 
instrument is floated. Galvanic isolation is also advantageous 
for avoiding ground loop problems, which would be a safer 
design for a more general-purpose instrumentation system. 
Isolating digital I/O lines is relatively straightforward. The 
components for isolating analog inputs introduce their own 
frequency and phase response, and are costly. Similarly, over-
voltage protection for inputs to (for example) 250Vac makes 
a system more robust against accidental misuse, hut the costs 
have to be considered. 
As mentioned previously, a commercial system which fnlfils 
all the hardware requirements to the highest level is unlikely to 
be available. Analysis software tailored to typical applications 
is not currently available either, irrespective of low or high end 
systems. A system should be confignred from commercially 
available components wherever possible to reduce cost and 
development time, especially for a low number of systems. 
As a general rule, the higher the requirements are, thc more 
hardware will have to be specifically designed for the applica-
tion. Tradeoffs should be considered. For example, if an ADC 
card is commercially available for all but the desired input 
voltage range, it would be more economic to use this card 
with a pre-scaler in a small external case than to design a new 
ADC card. 
Tradeoffs exist between hardware and software implementa-
tion. Larger oversampling factors or transform lengths increase 
resolution and the computational cost, a wider ADC increases 
resolution and the hardware cost. The frequency of the system 
under investigation can be detennincd by computation with 
the measured values, or by using zero-crossing circuitry in 
connection with a counter. 
A number of environmental factors need also be consid-
ered. Operation outdoors, unless short term in fine weather, 
requires protection class IP64 for the equipment, whereas 
standard desktop PC cases are sufficient for indoors. Rugged 
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casing makes transport easier, but is unnecessary for fixed 
installations. Adequate electromagnetic shielding is a design 
requirement for any instrumentation system. In extreme cases, 
a minimum distance to strong magnetic field sources may have 
to be kept. 
Relevant government and industry regulations covering as-
pects such as electrical safety or data exchange need to be 
taken into account. 
A system which compensates for sensor and converter 
characteristics when reporting values is ea~ier and faster to 
use. This may require automatic or semi-automatic calibration 
facilities. 
The required level of instrument reliability, which depends 
on the intended application, affects the overall system design. 
This should be considered right from the start of the design. 
Ill. INPUT STAGE 
The input stage of general-purpose instruments needs to 
accommodate a wide range of source signal types. This is 
less important for more specific or fixed installations. 
The design of the analog front-end and the. ADC stage 
itself is clitical witli respect to the level of environmental 
noise resistance. Any design faults here reduce the effective 
ADC width when the lowest order bits of the ADC fall 
below the noise floor. This is also especially significant for 
the connection from the signal source to the ADC input. 
Appropriate shielding is necessary, especially in a noisy switch 
yard environment. 
The range of input voltage of any instrumentation system is 
generally fixed, and tends to be in the order of ± I V to ± lO V 
for commercially available data acquisition systems. 
In power systems, voltage transformers (VT) typically are 
designed to output 50V or llOV at nominal system voltage. 
Current transformers (CT) are typically designed to output 
0.5 A, 1 A, or 5 A at nominal maximum system current. Their 
output voltage is therefore also dependent on the load. The 
current can be monitored by measuring the voltage developed 
across a small resistor inserted in seties with other instruments. 
The total VA burden applied to the CT must not exceed 
its design rating. Care must be taken to ensure that the 
CT secondary circuit is never open-circuited as dangerously 
high voltages will occur. Similarly a VT'S secondary circuit 
must not be overrated and must never be short-circuited as a 
dangerously large current will flow, 
The characteristics of CTS and VTs have been optimised for 
power system frequency. The output of harmonic frequency 
signals will suffer some degredation in both amplitude and 
phase. For the most accurate measurements, the character-
istics should therefore be obtained. If saturation is reached, 
compensation is not possible. A system which is able to 
auto-correct for sensor characteristics, or is able to at least 
establish the sensor characteristics automatically with simple 
manual interaction, is user-friendly. However, while this may 
work well for equipment like current clips, the scope for 
chm'acterising CTs or VTS already in service is more limited. 
The large voltage range which has to be accommodated has 
two consequences: external voltage dividers I pre-scalers have 
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to be used with industry-standard data acquisition equipment, 
and appropriate isolation to mains voltage standard must be 
provided, in accordance with respective safety regulations. 
Automatic gain adjustment (auto-ranging) can increase the 
effective dynamic range of the ADC, but has the following 
disadvantages: 
1) The switching is not instantaneous, therefore some pe-
riod of time is not captured adequately. The sample time 
stamping needs to be able to cope with this. The main 
factor of the switching delay is the reaction time of the 
software. 
If transient capture is a pm·t of the system'S objectives, 
switching must be implemented in a way that does not 
interfere significantly with the transient waveform. 
2) If suitable solid state switches can be sourced, the input 
range needs to be switched in sync with the sampling. 
3) The analog circuitry required to implement this intro-
duces further distortions and needs careful shielding to 
minimise the picknp of environmental noise. 
4) Adjustable input ratios are not usually provided with 
commercially available ADC cards, or at least not with 
the desirahle scale factors. If a power monitoring system 
can be otherwise implemented completely with com-
mercially available components, adding a pre-scaler as 
custom-built hardware adds difficulties to the design. 
Commercial' systems are specificd with respect to their 
perfOlmance for signals connected at their inputs. It can 
not be assumed that the signal at this point is a correct 
representation of the quantity to be measured, because the 
transfer characteristics of the sensor (transducer, current probe, 
etc.) must be taken into account. If these chm'acteristics are 
known, they can be compensated for by the data processing 
software. 
IV. SAMPLING AND SAMPLE CLOCK GENERATION 
1\\10 of the key parameters of any data acquisition system 
are the sampling rate (frequency) and the effective size of 
each sample when digitised (bits). TIle minimum sampling 
rate depends on the highest order harmonic that is considered 
to be of interest, and the degree of accuracy to which the har-
monic phase information is desired. The relationship between 
sampling rate, ADC width, and ohtainable harmonic phase is 
examined elsewhere [3]. 
To recover harmonic magnitudes, the minimum sampling 
rate is twice the frequency of the highest-order harmonic to 
be recovered, for example 5 kHz for the 50th harmonic of a 
50 Hz system. In practice, choosing a slightly higher value 
would avoid any marginal eiTor. Sampling rates in this range 
arc sufficient to calculate total harmonic distortions (THO). 
With oversampling, the design of any analog low-pass anti-
aliasing filter for the ADC input is simplified. The main 
advantage is that oversampling, in connection with a digital 
FIR (finite impulse response) filter, reduces quantisation noise 
introduced by the ADC. A higher rate of oversampling has 
the potential to increase the effective ADC resolution (number 
of bits), but also increases the bandwidth and FIR filter 
computational needs. 8 x oversampling should not present 
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great difficulties in terms of additional computational require-
ments for the FIR filter at these comparatively low sampling 
frequencies. 
ADC widths of 12 bilS are widely available. Widths of 8 
bits are common for very high sampling rates in the megahertz 
range, these high rates offer no advantage for power quality in-
strumentation. Widths of 16 bits are also commonly available. 
Widths in excess of 16 bits are relatively uncommon because 
noise interference problems become difficult to control, and 
are not likely to be cost effective. 12 bits provides a good 
compromise, while 16 bits will satisfy the most stIingent 
requirements [3]. 
TIle digital signal processing computational requirements 
are unaffected by the ADC width, because the minimum 
data type which can be handled is 4 bytes, assuming the 
calculations are peIformed in floating point format. It would be 
possible to pelform calculations with sufficient accuracy with 
integer arithmetic only. 16 bit integers would be sufficient for 8 
bit ADCs, however 12 bit ADCs would require 32 bit integers. 
The relatively small advantage in execution speed of 32 bit 
integer over floating point numbers in modem processors 
needs to be weighed against the time and of having 
to software engineer all computations in il)teger. 
A certain amount of control over the sampling clock 
generation is desirable. Commercial systems always allow 
programming of the sample rate directly, based on a crystal 
oscillator. Supplying the sampling clock externally is also a 
standard feature. The latter is necessitated by the need to 
sample at identical frequencies across a number of channels, 
as well as by sampling with a known phase relationship across 
channels. This becomes an issue as soon as channels are sprcad 
over more than one data acquisition printed circuit card. 
For some applications, it is important that the sampling 
clock skew between channels is kept to a minimum. This 
includes applications for harmonic state estimation or har-
monic power flow, where accurate hmmonic phase information 
must be obtained. It is also important for transient analysis. 
Using one of the ADC cards to generate the sampling clock, 
and supplying this as external signal to the other cards, is 
a standard feature of commercial ADC cards and solves this 
part of the clock skew problem. Clock skew is also created by 
multi-channel ADC cards which are multiplexed. These cards 
sample all channels sequentially. The clock skew introduced 
by multiplexing may however be deemed negligible if the total 
time taken to sample all channels is much smaller than the 
sampling period. If this is not the case, one ADC per channel 
should be opted for. 
If the type of ADC requires a sample-and-hold (S&H) 
circuit, this is usually already integrated into the ADC and its 
elTOf contribution included in the ADC's elTor specification. 
Power quality applications, which involve the computation 
of Fourier transfOlms, usually specify a sampling rate which 
is a multiple of the fundamental frequency. This reduces 
issues in FFr calculations by rectangular windowing, and 
simplifies software design and processing needs. Sampling 
clock generation is therefore characterised by: 
1) Samples per second 
2) Sampling per an externally supplied clock signal 
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Fig. 1. The maximum hannonic order which can be resolved with a given 
and phase angle resolution. This is based on a 50 Hz 
system, divide the harmonic by 1.2, 
3) Samples per mains cycle 
Sampling at a multiple of the fundamental frequency can 
be achieved by continually changing the programmed sample 
rate, if the actual mains frequency is known to the data 
acquisition system. However, the resolution with which the 
sampling rate can be programmed will need to be considered. 
It has to be decided whether it would be sufficient if the 
sampling rate could for example only be set in terms of whole 
samples per second. 
V. TIME STAMPING 
Time stamping, or time tagging, of sample data is of much 
interest. Two cases have to be distinguished: single-site and 
distributed measurements. If a single instrument with a number 
of channels is involved, coherency is generally inherent if the 
input channels are not multiplexed. The resolution of the time 
stamping is as provided by the system, and the accuracy is 
ilTelevant because all samples can be related to each other. 
The situation is similar for multiple systems at the same site 
if they share a common sampling clock. One system is the time 
master for the others. The characteristics of the time transfer 
from the master system can not be neglected if the delay of 
the time transfer introduces an unacceptably high clock skew, 
but accuracy remains ilTelevant. 
For a distTibuted measurement setup, all systems need to 
be synchronised, but a time transfer from a master system 
is not practical or economic. The only practical solution is 
to synclu'onise all system to an extemal time source. The 
accuracy of this synchronisation to an external source, and 
therefore the accw'acy of the time stamping, directly limits the 
resolution to which sample data from different measurement 
locations can be compared. 
The accuracy of the sample time stamping translates into 
a limit for the degree to which hm'monic phases can be 
compared. I relates the harmonic order and the time 
which cOlTelates to a given fraction (angle) of that harmonic. 
For example, 25° of the 14th harmonic correlates to 100 ~s, 
whereas 10 of the 50th harmonic correlates to approximately 
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I fls. The only practical and economic way to achieve a timing 
accuracy to this level is by utilising satellite time receivers. 
Flexibility is increased if time stamping remains functional 
in the absence of a signal from the external time source. Time 
stamping of external events should be perfOimed with the same 
accuracy as the time stamping of sample data. The standard 
IEC61850 [4] defines 5 different accuracy classes from I ms 
to 11.15. 
VI. SOFTWARE 
Individual analysis of particular sample data can be per~ 
formed with general~purpose mathematical softwm'e like Mat~ 
lab, Octave or Scilab, but this is not suitable for permanent 
unsupervised operation, or generating any kind of alerts. A 
higher level of automation is desirable. Possible functional 
requirements for the software therefore are: 
I) Control of the beginning. and end of sampling, both 
manual and automatic. A list of times when sampling 
starts and stops should be configurable, and this should 
include the possibility of repetition (for example ev~ 
ery N seconds, hours, days or weeks). Activation or 
deactivation of sampling by an external signal may be 
required, especially for interaction with other equipment. 
2) Methods of sample data processing. The instrument 
should be pre~loaded with a range of commonly~used 
filter and power quality analysis functions, including for 
example total hmmornc distortion, flicker, dips and sags. 
3) The ability to set thresholds and generate trigger con-
ditions. Power quality parameters should be calculated 
according to applicable industry standards, and cause a 
trigger condition when preset thresholds are exceeded. 
This may require additional hardware or software inter~ 
faces to other equipment. 
4) The ability to complement the existing built~in data 
processing functions by user-supplied functions, to allow 
for tailoring to specific conditions and problems. The 
user should only be concerned with programming the 
function itself, all other programming aspects should be 
of no concern. 
5) The ability to configure storage of processed data for 
the short and long term, and to specify which data 
should be stored at all. It should be possible to specify a 
maximum storage size per result type, so that when this 
is reached, the oldest data is deleted first. Data which 
has not been downloaded by then and archived, whether 
this is automated or not, would be lost pelmanently. 
This should be organised in levels, comprising different 
time spans and levels of detail. 
6) Compensation for sensor characteristics. For accurate 
measurements, it is necessary to compensate for the 
characteristics of transducers and probes. If this is 
desired, the system software needs to be able to deal 
with transfer characteristics supplied by the user in some 
suitable format. 
7) Storage of time~domain data. If the ability to re~process 
the sample data at a later time is required, the sample 
data needs to be stored. Simplification of post~processing 
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and reduction of data volume can be achieved by storing 
the data after it has passed noise and anti~aliasing 
filtering and sensor charateristic compensation (item 6). 
To limit resource requirements, a maximum duration for 
which time~domain data can be stored by the system 
should be specified. 
8) Storage of data for a configurable time preceeding and 
following a trigger condition. Storage can be arranged 
in a similar way to that described in item 5. Whether 
the storage of time domain data (item 7) is also needed 
has to be decided. 
This particular function is important and has lm'ge doc~ 
umentm'y and evidential value in case of serious faults 
like blackouts, when the cause needs to be established, 
Information abont the state of the distribution network 
before the event is essential. 
9) Remote control all the functions listed here via data net~ 
work. TCP/IP is universally used for this and therefore 
guarantees interoperability with LANs. 
10) Data reduction, as a general principle. It is impossible 
for anyone to work through the massive amounts of 
data which can be generated. Software must be capable 
of allowing the user to specify which information is 
important and which should be discm·ded. 
I I) Determination of mains frequency for controlling the 
sampling, replacing any equivalent hardware solution. 
12) Encryption for control or data communication. This is 
'important over shared networks to prevent unauthorised 
control. 
13) Well~designed user interfaces, to aid efficient work flow. 
This is also true for control elements of the hardwm'e, 
Apart from functional requirements of the software, general 
aspects of development, implementation and support need to 
be considered. Multi-tasking capabilities aid in modularising 
the software and are a standard feature. 
The choice of operating system (OS) has long~term implica~ 
tions. Aspects which need to be considered include long~term 
availability and support, and to what extent real~time features 
are required. Availability should not become a problem with 
any supplier with a large market share, and is implicit with 
open source software. Support by the supplier is not needed 
if support from third is available as well or instead, 
The ability to hire skilled staff should be considered. The 
more specialised the operating system, the more difficult tllis 
becomes, 
If a real~time system for embedded systems is 
used, specialised tools are noeded for development, and the 
total development time is likely to be longer, resulting in a 
higher cost. Average tlu'oughput can be relatively low. Using 
a general~purpose operating system results in a large number 
of low~cost development tools, and the software can for the 
most part be tested on any Pc. A large amount of software 
is readily available and may be incorporated into the design 
(license issues permitting). A middle way between real~time 
and general purpose is a general purpose operating system 
with a real~time core. 
The portability of software to different platforms is an 
advantage in heterogenous environments, especially when 
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hosts are networked. Wheu designing data storage formats, 
the compatibility of binary data with big-endian and little-
endian processors is key to successful data interchange. Data 
exchange in text format such as XML has become popular for 
this reason, but the associated overheads (increased size and 
conversion time) have to be allowed for. 
For the archiving of processed data a data base can be used, 
allowing for convenient access to past information. This adds 
a piece of complex software to the system, and another cost 
factor (unless a free data base is used). Equivalent functionality 
can probably be obtained by organising the storage of files in 
a specified way. 
An instrument of this complexity calls for a large amouut 
of user documentation. This also applies to any custom-made 
hardware, and the system as a whole. 
VII. DESIGNING CUSTOM HARDWARE 
The development time and .cost of designing custom hard-
ware needs to be weighed carefully. Other tradeoffs have 
already been discussed. 
It is more economic to design custom hardware to connect 
to an established interface or bus system. The interface should 
be chosen carefully because it will have long-term implica-
tions for future developments. Open bus systems which are 
supported by more than one manufacturer are preferable, this 
is true for both the hardware and the software running on that 
hardware. 
Ideally, a platfOim for development of custom hardware 
would fulfil the following requirements: 
1) be supported by multiple vendors 
2) have sensibly-controlled specifications 
3) have a sufficient throughput 
4) have multi-master capabilities 
5) offer a minimum card size for user hardware 
6) offer a sufficient number of slots 
7) allow a means to carry user-defined signals between 
user-designed cards 
8) be maintainable (also true for software) 
Any method of transferring time from one card to another 
through hardware would require some sort of bus system. 
The interconnecting bus systems can be difficult to implement 
physically. A convenient and tidy way of interconnecting cards 
is to use backplanes. A number of bus systems exist which 
provide unused lines for user applications. 
If time stamping is implemented with the use of hardware 
counters, the full width of the counter can be transferred via 
a bus to the ADC cards. Alternatively, if only a few bus lines 
are available, the counter can be duplicated on the ADC cards, 
requiring only a clock and a reset line to be transferred by 
some means. 
Provisioning a basic self-test which can quickly and easily 
verify the functionality of the hardware is advantagous for 
development, production testing, and field use. 
VIII. CONCLUSIONS 
The issues involved in selecting or designing an instru-
mentation system for power quality monitoring have been 
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discussed for a wide range of possible requirements, and the 
constraints outlined. 
Any requirement for time stamping with an accuracy 
aproaching 1 Jls has a dominating effect on overall system 
topology. Other aspects with a strong influence on system 
design are noise immunity and physical deploy ability. 
More stringent requirements for input levels, dynamic range, 
flexibility in sample clock generation, or highly accurate time 
stamping increase the likelihood that customised hardware is 
necessary, which noticably increases cost. 
The computatioual analysis of the data only depends on the 
speed of the microprocessor(s) used. When multiple processors 
are used, their location can have a significant effect on system 
topology and networking requirements. 
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Abstract- Data acquisition systems for power quality and 
harmonic power flow monitoring have in the past required 
expensive custom-designed hardware and software. The same 
quantity and qnality of data can now be gathered at much lower 
system costs. 
This paper presents a number of different data acquisition 
system confignrations and considers their applications, and dis-
cusses the need to transfer accurate time information with the 
data. 
Index Terms-Power quality, power system monitoring, power 
system harmonics, measurement, monitoring; local area net-
works, time measurement, synchronization 
I. INTRODUCTION 
I NSTRUMENTS for power quality monitoring are of inter-est to both electricity suppliers and consumers. Electricity 
supply networks can be permanently monitored for harmonic 
power flows, which take up distribution capacity for no real 
gain. Pollution limits, both legal and agreed, can be observed 
and policed, and pollution sources can be traced. The in-
strument's data analysis capabilities should be as versatile 
as possible, to suit different needs. Ideally, a number of 
selectable analysis programs which can be commonly expected 
should be predefined, but there should also be scope for 
user-defined methods. For fixed installations with predefined 
scope, instrument versatility can be reduced. Improvements in 
microcomputer technology and a reduction in size open up 
new possibilities for instrument design. 
This paper examines how technological advances can be 
used to design more compact instrumentation mrangements 
at a lower cost. The biggest cost savings can be achieved 
by implementing functions in software which previously were 
only possible to be implemented in hardware. 
The. main requirements for power quality monitoring are 
continuous measurement and analysis of voltages and currents 
in power transmission and distribution systems. Of particular 
interest are harmonic components. Measurement of harmonic 
magnitudes presents no particular difficulties for the hardware. 
The recovery of phase angles for harmonic power flow cal-
culations with an accuracy of 10 - 100 is more demanding, 
especially for the higher-order harmonics. 
It is essential that sampling is synchronised on all channels. 
The allowable time error can be as little as 0.1-1I1S. The same 
synchronisation is required between channels of instruments 
at geographically different locations. 
In order to optimise data storage and retain relevant data, 
real-time online analysis is required. Ideally, the ability to 
Main Processing Unit 
DSPs [!] LAN I WAN 
DSPs 
Time Base 8 aJ 
'-------------' 
Furthec main pcooes,'ng ",I, 
Fig. 1. A typical configuration of a previously developed instrumentation 
system, which has a hardware time base. 
preset trigger conditions for storing this data is provided. 
Isolation requirements, as needed in a high-voltage switch-
yard environment, can also put further constraints on overall 
system design. 
A data acquisition system broadly consists of three stages: 
AID conversion, processing/analysis, and storage. The require-
ments of the ADC stage and the details of modern CPUs 
and software with respect to power quality monitoring are 
discussed elsewhere [I], [2]. 
II. SYSTEM ARCHITECTURE 
Power quality monitoring places a number of additional 
constraints on conventional instrumentation systems. Switch 
yards, for example, are an electrically noisy environment and 
can produce potentially large voltage differentials in instru-
mentation systems. Signal sources are likely to be located 
many metres from a control room. This makes it impractical to 
carry signals to ADCs located in control/substation enclosures 
because of the induced noise. Instead, ADCs should be located 
close to the signal sources. If signal data is carried digitally to 
the control room, it is relatively immune to noise and further 
signal degradation is prevented. The best noise immunity on 
switch yards is obtained with optical communications, which 
are available at low cost in the form of 100M or Gigabit 
Ethernet. 
The requirements that have by far the greatest effect on 
the design of the overall system are the need to place ADCs 
close to the signal sources, and time stamping accuracy [2]. 
Previously, the cost of the time stamping hardware (GPS 
receiver, sample clock generation) and of the signal processing 
hardwm'e caused the concentration of these functions in one 
base unit. This necessitated the transmission of the sample 
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Fig. 2, A typical conflgurntion of a proposed sampling hardware. 
clock to the separate ADC units and the return of the data 
digitally through a noisy environment, as shown again for 
compaJison in the simplified Fig. 1. The remaining part of 
this section introduces a new design whieh makes use of 
technologies which have become available. A block diagram 
of this new design is shown in Fig. 2. Outlines of further 
designs emphasising different design goals are also discussed. 
For measuring voltages and CUlTents of a 3-phase power 
distribution system, 6-8 ADC chalmels are needed. Therefore, 
to be usable practically, the minimum number of channels in a 
system is 6. At a sample rate of ;::;;50 kHz(8 x' overs amp ling) 
and an ADC width of 12 to 16 bit. the resulting 600-
800 kbyte/s data rate is well within the capabillties of cun'ent 
CPUs, with computing power to spare. 
Oversampling, as in this data rate estimate, increases the 
bandwidth requirements. More bandwidth is also needed for an 
anti-alias filter. The advantages of oversampling and filtering 
are a reduction of computational requirements further on in 
the processing chain, and a reduction in analog front-end filter 
component size. 
A standard PCI (Peripheral Component Interconnect) bus 
is clocked with 33 MHz. A 32 bit word can be transfelTed 
in one bus cycle in burst mode, which carries an overhead 
of a few cycles. A single bus access takes approximately 4 
bus cycles. This throughput is sufficient for many more than 6 
ADC channels. Other researchers are able to transfer in excess 
of IOMbyte/s from custom-made ADC cards with DMA to 
a hard disk with FFT computations on a P3-800 CPU in a 
CompactPCI system [3]. 
Versions of the PCI bus with increased clock speed and 
64 bit width have been specified, but have not experi-
enced widespread use in desktop PCs. A new combined 
seriaVparallel bus with 2.5 GHz bus clock, PCI-Express, has 
a significantly improved bandwidth, and is set to eventually 
replace PCI. This amount of bandwidth is not likely to be 
needed by power quality instrumentation. 
The more processing that can be pelformed in the front-
end, the less bandwidth and computing is needed at the 
central processing and analysis stage. However, the particular 
application will set a limit on how much can be left to the 
front-end. The tasks of generating the sampling clock and time 
stamping the samples [2] will need to be performed in any 
case. 
Designing inputs with auto-range hardware bas the advan-
tage of effectively increasing the ADC width and allowing a 
direct connection of a larger range of sensors or other hardware 
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like current or voltage transformers. The disadvantage is that 
the cost of providing the hardware on the ADC card is 
significant The front-end has to provide computing resources 
for implementing a peak detection of all samples. The input 
signal is disrupted during a change of range. Whether or 
not this is an issue depends on the particular application. 
Programming the system so that the range-selection is fixed is 
not very different to using a separate input amplifier. The main 
disadvantage of requiring a programmable input range is that 
it may effectively preelude using off-the-shelf ADC cards. 
If a commercially available ADC card fulfils every other 
requirement, the need for auto-ranging, and the consequent 
cost impact, shOUld be re-evaluated. In some circumstances, 
auto-ranging is not effective, for example where sudden large 
peaks are to be captured accurately and without being clipped. 
Auto-ranging is not needed for measuring voltages, or wben 
the approximate current level is known in advance. However, 
for continuous monitoring of varying current levels, auto-
ranging significantly extends the effective ADC resolution. 
External pre-scalers may be appropriate for the application. 
These can be put into small cases and be battery-powered, 
with a mechanical switch operating on three to four signal 
lines at a time. 
Pre-processing the digitised data before transmission to a 
centralised analysis unit has several advantages. Depending 
on circumstances, a suitable noise-reduction or low-pass filter 
can be implemented. Compensation for certain non-linearities 
of the sensor will make post-processing of data easier. Ibis 
can be sped up by using simple pre-computed look-up tables. 
A 16 bit ADC and 32 bit floating point numbers translate into 
a 256 kbyte table size, which is small by today's standards. 
While it is not essential to compensate at the ADC front-end, 
doing so presents filtered and corrected data as output, which 
reduces complexity and processing at later stages. 
At the minimum. it is desirable that the ADC front-end 
provides at least slightly noise-filtered data which is time-
stamped with sufficient accuracy and corrected for sensor non-
Iinearities. 
A. Front-End Design 
Instead of making custom hardware which would likely be 
uneconomic, front-end CPU systems can be based on one of 
the commercially available single-board computers. Besides 
a CPU and memory, these boards often provide at least one 
PCI slot and various peripheral interfaces, including RS-232C, 
Ethernet, or IDE hard disk. Intended for use in embedded 
systems, the fonn factor is comparatively small, and a low-
power version of the CPU is used. CPU throughput is therefore 
likely to be a little lower than in desktop PCs. 
Using, in essence, a PC for this front-end provides 
further benefits. Single-board computers are commercially 
available at comparatively low cost. Most of the software 
development can be done on a PC. Software development sys-
tems are much more advanced for PCs and standard tools can 
be utilised. Development for embedded systems is intrinsically 
more difficult and requires expensive specialised tools. 
ff the overall system specifications in telms of time stamp-
ing accuracy, bandwidth, or special features like auto-scaling 
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are such that they can not be met by readily available com-
ponents, some custom hardware will have to be made. It is 
desirable that all required custom hardware is integrated on 
one or more PCI cards, and that if more than one card is 
needed, they are all identical in design. 
For measurements involving more than one geographical 
location, accepted practise is to use a commercially avail-
able satellite time signal receiver as time base, e.g. GPS, 
GLONASS, or the planned Galileo. These devices supply 
coarse timing information (1 s and up) via a serial RS-232C 
interface, and a digital one-pulse-per-second (1 pps) output 
accurately « I flS) designating the start of a second, which 
must be interfaced to the time-stamping circuitry. If the time-
stamping is implemented in hardware, the I pps signal will 
have to be supplied to all PCI cards via interconnecting 
cables. The propagation delay over these cables must either be 
identical at all locations or small enough to be insignificant. 
Flash memory is now available in capacities which are high 
enough to store the operating system for the front-end CPU, 
all the application software, and cOlTection tables for a large 
number of sensors. The system needs to boot from this flash 
memory. Some single-board systems provide an IDE hard disk 
interface and/or a compact flash card interface, which any 
operating system should be able to access easily. 
Power supply issues need to be resolved. Batteries can be 
used for continuous operation up to a certain time limit. For 
permanent operation, a suitable isolated power supply must be 
made available. 
Environmental issues in terms of temperature, moisture, and 
electrical noise have to be considered. Unless the equipment 
is only expected to be used strictly indoors, it needs suitably 
rugged and moisture proof enclosures. Sealed plastic cases are 
easily available. Shielding must be sufficient for the electrical 
noise present in switch yards or substations for reliable opera-
tions of digital systems. Appropriate attention needs to be paid 
to the shielding and noise-immunity of 16 bit ADC circuits 
or the effective resolution will be reduced. Although an off-
the-shelf x86-based computer is by far the most cost-effective 
computer system available, whether it pelforms satisfactorily 
under these circumstances needs to be tested. 
When designing equipment, the number of available slots 
for a bus system is one of the factors that must be considered 
when deciding about its deployment. CompactPCl offers 8 
slots, with additional sets of 8 with the use of bridging 
circuitry. 3 slots would be taken up by the CPU, GPS, and 
optical Ethernet cards; the remaining ones are available for 
ADC cards. Assuming 3 ADC channels per card, a total of 15 
channels per front-end can be implemented. This may provide 
more channels than are practically useful. Any fewer than 3 
ADC channels per card is likely not to be cost-effective. This is 
a further advantage of CompactPCI over standard PC boards, 
where the number of PCI slots tends to be limited to 5. 
B. System COI~figllratiol1 Isslles 
If more than one front-end ADC system is needed at the 
same location, the same satellite time source can be used 
to provide synchronisation. This becomes more economical 
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with a larger number of channels per front-end. It is not as 
straightforward as having only one time source in the base 
station. However, the need for very time-critical transfer of 
ADC clock signals from the base station to the front-end 
disappears. With continually decreasing cost of GPS receivers, 
the possibility of providing each front-end with its own GPS 
receiver becomes a viable alternative. 
Data needs to be transfelTed from the front-end to the base 
station by some kind of network. The obvious choice is the 
Internet Protocol (IP) over Ethernet. A 100M Ethernet link 
provides about 10 Mbyte/s throughput, which is more than 
sufficient for power quality applications. PCI cards with a 
fibre-optic 100M (or gigabit) Ethernet intelface are readily 
available, and IP is ubiquitous. USB (universal serial bus) and 
IEEEI394 are not suitable for local area applications because 
of their maximum cable lengths of 5 m or less. 
III. NETWORKING AND TIME TRANSFER 
The maximum theoretical bandwidth of 100M Ethernet is 
""lOMbyte/s. If 6 channels produce a total data rate of about 
600 kbyte/s, the raw data of several dozen channels can be 
transferred to a PC over the same Ethernet segment. This 
would decrease the numerical processing requirements of the 
front-ends, at the expense of increasing it for a relatively cheap 
desktop PC. Considering the low cost of dual-CPU PCs, this 
is certainly a viable alternative. 
It can be desirable to use a sampling frequency which is 
a multiple of the mains fundamental [2]. This necessitates 
that the actual mains frequency is known by the front-end's 
sample clock generator, but the measurement of the mains 
frequency does not have to be perfOimed by the frout-end 
itself. To reduce the hardware required by the overall system, 
measurement of the mains frequency can be performed by the 
site-wide PC to which all the front-ends are connected. The 
frequency can then be transmitted via the Ethernet link. It is 
not necessary to do this every mains cycle because the mains 
frequency change per cycle is small. If measurements are taken 
over a large system, the frequency at different locations may 
vary. If this is a problem, measuring the mains frequency on 
the site PC does not offer any advantage. 
A. Time tran;:t'ers 
Instead of providing each front-end with a GPS receiver, 
a single receiver can be connected to the PC common to 
a measurement site, as shown in Fig. 3. A time-transfer 
must then be implemented from the PC to the front-ends. 
An obvious candidate for this is the network time protocol 
NTP [4]-[8], which was designed to perform this task over a 
network with unknown and changeable delays. It compensates 
for the timing characteristics of the network as much as 
possible. With the configuration of Fig. 3, the time server 
would be on the PC, with a client on each of the front-ends. 
The signal propagation delays are not negligible, but can 
be ignored if all sites use the same cable lengths with all 
front-ends. However, building the system and software with 
the ability for delay compensation is essentially necessary 
anyway: when relating data from different sites, the samples 
A.B, IMPLEf'dENTATION CONSIDE]<AIIONS PAPER 
Fig, 3 coon"urati"u of the proposed 
utilising the time Alps accuracy with 
achieved with exceptional effort 
hardware! 
".m ooly be 
will have to be matched by their time stamps with some 
closest-fit method, In practice, the delays of packets travelling 
over the Ethernet link exceeds the signal propagation time by 
one to three orders of magnitude, 
In principle, delays over Ethernet come from the time it 
takes for packets to enter the transmit queue, wait in the queue, 
be transmitted, and sit in the receive buffer, The time a packet 
takes to travel over the wire is proportional to its size, and 
collisions on the physical link ean cause delays, The timing 
of the interrupts for handling IP packets and the network card 
also have a large effect on overall network latency, 
The characteristic of the Ethernet frame handling largely 
determines the accuracy of the time transfer, Quality of service 
features of IP can be used to mark the NTP packets with 
a higher priority, This reduces latency by moving them to 
the head of the transmit queue, and therefore increases the 
accuracy of the time transfer, Any intermediate network 
devices however would also have to forward these paekets 
at the highest priority. Simple switching hubs (switehes) are 
not capable of doing this, requiring either a system topology 
not using switches or the use of more expensive switches. 
The network diagnostic tool "ping" can be used to obtain 
an indication of packet transfer speed, A packet is sent and 
returned by the remote host. The round trip time is displayed, 
and is ;:::;;250 fls between 2 directly linked x86-500MHz com-
puters, and"", 150 IlS for two AMD64-1.8GHz computers under 
full CPU load linked via a switch, Soliciting a response from 
the local computer itself cuts the physical link and network 
card drivers out of the loop; the times are"'" 130 IlS and ;:::;;40 IlS 
respectively, This shows that a faster CPU reduces Ethernet 
latency, 
To assess the behaviour of NTP over typical networks, a 
number of NTP installations in active use were queried for 
their own assessment of accuracy and the networks' timing 
charaeteristics. The software in use was SuSE Linux 8.2 with 
xntp 4, L1 for both server and client. 
Although the NTP is sometimes reported to be as low 
as 151ls, this only happens when there is no other network 
traffic, With moderate network traffic, the jitter is typically 
reported to be 0,5 1 ms. Connecting two computers directly 
instead of connecting them to a LAN does not improve jitter, 
which shows that the jitter is mainly caused by the computers' 
packet handling and task scheduling characteristics, 
Over long distances, an accuracy of NTP in the order of 
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1 - 10 ms seems to be generally accepted. On LANs, reliable 
synchronisation to less than I ms has been demonstrated [8]. 
Considerable improvement is possible by optimising the 
Ethernet transport software, and linking it more closely with 
the NTP software, The basic aim is to the com-
munication between the NTP client and server. On a multi-
tasking system, process-priority for the NTP software can 
be increased, Network packets associated with NTP can be 
given higher priority, by tweaking the packet handling and/or 
by using quality of service features, The largest gain can 
be achieved by moving the time-critical part of the NTP 
algorithm, the time stamping of requests, to a high-priority 
intelTupt and possibly even away from the direct control of 
the operating system, This should not be difficult with a real-
time OS or a general-purpose OS with a real-time basis. On a 
general-purpose OS and PC-like hardware, the time-stamping 
modifications need to be applied to the low-level Ethernet 
code, 
An accuracy of ±251ls has been achieved by using hardware 
time-stamping on the NTP server, and an Ethernet hardware 
driver on the highest~priority interrupt running independently 
of the real~time OS [9], The hardware on the client side 
was off-the-shelf Ethernet. The NTP server used was inte-
grated into a commercially available network switch which 
implements time-stamping of packets in hardware and is 
equipped with a low-drift oscillator, To reach l/ls accuracy, 
time-stamping of packets on the client must be performed in 
hardware, No other network devices are permitted between 
client and server in either case, and the network is running 
at 100MbitJs (Fast Ethernet) and using standard SNTP proto-
col [5J, 
Depending on the level of accuracy desired [IOJ, software 
and a high, priority interrupt are sufficient The highest accu-
racy can only be achieved with specialised hardware on both 
the client and server, but 1 /ls is a possibility, 
IV, SYSTEM CONFIGURATIONS 
In the previous sections, advances in processor and network 
technology were discussed, and possible structures of a new 
data acquisition system for power quality monitoring outlined. 
In this section, four different system configurations are out-
lined with varying trade-offs between perfollTlanCe and cost. 
A. Single PC Wilh Standard ND Card 
By far the easiest and cheapest solution is to use a standard 
PC, commercial ADC cards, and a GPS receiver. 111e software 
supplied with the ADC card may not be directly applicable, 
and further programming for time stamping and for interfacing 
to GPS may be needed, Time stamping can be performed while 
the data is being read from the ADC card(s), An accuracy 
of a few milliseconds should be easily achieved even with a 
general-purpose operating system. Using a real-time OS would 
improve the accuracy somewhat, but software development 
for such a system carries considerable cost, A hybrid real-
time/general OS would be a worth~whiJe compromise and 
should achieve a better than IllS accuracy while rIlCtllllillllrrng 
the benefits of a general OS, Mains-synchronous sampling is 
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Fig. 4. Using an extemal programmable pre-scaler and digital outputs to 
implement auto-ranging. 
possible as long as the ADC cards allow fine-tuning of the 
sampling frequency. 
A setup like this would suit deployment indoors, for exam-
ple in a sub-station building or control room, where the signal 
sources are close enough to the PC to avoid signal distortion. 
A UPS (uninterruptible power supply) can be connected if de-
sired. Connection to a LAN is straightforward. The possibility 
of WAN communications depends on the infrastructure of the 
particular building. 
B. Multiple Enclosures with Off-the-She(I' Hardware 
A multiple enclosure system as given in .Fig. 2 can also 
be built using industry-standard hardware. The site PC can 
have a general-purpose operating system. A large hard disk 
for storing collected data and an option for archivinglbackup 
is an advantage. An Ethernet interface is now always included. 
For connecting the front-ends, optical Ethernet cards can be 
fitted, or a switch with optical connectors can be used instead. 
For the front-end computer, a number of different bus 
systems are available. These should be evaluated in conjunc-
tion with the cards commercially available for them. Suitable 
contenders include CompactPCI, PCI, and PC/104. 
The ideal ADC card has 3-6 simultaneously sampled inputs, 
and a finely programmable sampling frequency. A sampling-
clock PLL which can synchronise with an external signal can 
be used to achieve mains-synchronised sampling, although it 
would be simpler to program the ADC card with a sampling 
frequency derived from a mains frequency which is measured 
elsewhere. The sampling clock is connected to a high-priority 
interrupt on the CPU for time-stamping. ADC cards of a 
type for which the relation between a particular sampling 
clock pulse and the corresponding sample datum can not be 
established (e.g. delta-sigma converters, or those with FIFOs) 
are not suitable. Whether auto-ranging inputs are possible 
depends on the ADC cards featuring programmable input 
scalers. Some cards include these scalers, but the maximum 
input voltage is tens of volts at most. 
Often a number of simple digital output lines can be found, 
e.g. from a parallel port or on a CPU or peripherals card. 
These can be connected to a separate PCB which contains a 
programmable pre-scaler, as shown in Fig. 4. Any desirable 
analog filters can be placed on this board too. A place to 
mount this circuit board can easily be found. It removes 
one requirement from the ADC card and thus increases the 
probability of finding a suitable one commercially. 
Several small computer systems are on the market, both 
x86 and PowerPC based, that already include peripherals and 
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flash memory, and provide PCI slots which can be used for 
intelfacing ADC cards. Their power consumption is low to 
very low. 
A media converter between copper and optical Ethernet can 
be used to remove the need for a PCI slot to hold a fibre-optic 
card. 
C. CustOIll-BlIilt AID Converter Card 
If suitable ADC cards are not commercially available, or 
not at an acceptable price, a custom-designed card should 
be considered. Apart from the ADC converters themselves, 
a number of other parts are needed as well. The bus intelface 
is best implemented with a commercially available chip. 
Several models are readily available for PCI and CompactPCI. 
Availability of drivers for this chip for the operating system 
to be used is of high importance to reduce development time 
and therefore cost. 
A variable frequency oscillator for the sampling clock is 
not necessarily an important feature. For reasons of coherency 
between channels, it is better to have only one clock source 
shared by all ADC cards and all channels. This clock can 
be generated on one of the ADC cards and distributed to 
the others, but generating the clock by the CPU might be 
more appropriate. It is important that the ADCs can be 
switched to an external clock source (which may come from 
the CPU). Mains-synchronised sampling can be achieved by 
programming an appropriate clock frequency. It is paramount 
that the circuitry is designed in such a way that the relationship 
between individual clock pulses of the sample clock, and the 
sample data that is read from the card afterwards, can be 
correctly established. Furthermore, it must also be possible 
to relate each sample clock pulse to the system's method of 
time keeping with an accuracy of better than 1 Jls. The higher 
silicon integration available today makes it possible to place all 
digital circuitry needed for an ADC card into a single FPGA 
(field programmable gate array). 
If analog filters and input pre-scalers are deemed necessary, 
they should be placed on the ADC card if possible. It is nec-
essary to find an appropriate balance between the maximum 
number of channels which fit on the card, the maximum card 
area available, and the higher CPU-time that is required to 
achieve the same amount of filtering, if filtering is pelforrned 
by the CPU instead of on the ADC. 
A very strong argument in favour of PCI is that the cards 
can also be used in standard PCs. This would be an excellent 
and cost-effective approach for any software development, 
especially if the operating systems used on the front-end and 
the development PC are more or less identical. This would 
be the case for Linux, Linux with a real-time base, and MS-
Windows with a real-time base, but not for dedicated real-time 
operating systems from various embedded systems software 
companies. 
Being able to use the ADC cards in standard PCs also 
opens up the possibility of a number of different system 
configurations. When it is not necessary to have the front-
ends separate from the site PC as shown in Fig. 2, they can 
be combined into one unit and deployed in a similar manner to 
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that discussed in section IV-A. The issues for interfacing time 
signal receivers are identical to those for separate front-ends 
and those for a system as in section IV-A. 
Implementing the ADC card in CompactPCI instead of 
PCI form factor opens up more possibilities for deployment 
in front-end systems as shown in Fig. 2 or Fig. 3. The 
disadvantage is that using them in a standard PC requires a 
suitable adapter. 
D. Custom-Blliit Hardware 
Designing every piece of hardware in-house gives the 
greatest flexibility for the design of the time stamping and 
circuitries, and the largest possible freedom for 
selection of each individual component All the circuitry fits 
into a contemporary FPGA. 
A mostly custom-build front-end system offers the highest 
integration density, although it is not necessarily much higher 
than that of a CompactPCI system. Designing a GPS receiver 
in-house would not be cost-effective. Receiver modules with 
a serial interface and 1 pps output packed on a small circuit 
board should be bought in. It is also unlikely to be economic 
to make CPU' cards or modules. Some already have memory 
and a bus interface integrated. 
Designing the ADC card component of the system, as out-
lined in section IV-C, should be considered for the possibility 
of deployment in different situations. The ADC design issues 
discussed in section IV-C also apply for a full custom design. 
Custom-designing and manufacturing any hardware is ex-
pensive in both development time and development equipment 
such as logic analysers or in-circuit emulators. It is only 
justifiable either if a system which meets the specifications can 
not be assembled from commercially available parts, or if a 
high number of systems is to be produced. For high production 
numbers, ASICs (application specific rCs) are cheaper than 
FPGAs. 
V. COI'CL USION 
It was shown that a modern power quality monitOling 
system can now be built much more simply and cheaply. In 
components can largely be replaced 
with industry-standard ones. 
• Small volume systems can be designed, greatly im"Teasing 
portability. For example, the electronics for 6-12 ADC 
channels can be fitted into a CompactPCI box approx-
100 x HiO x 80mm3 , excluding power supply, 
battery, and shielding. 
• Especially for applications which require time stamping 
of the order of 100100llS rather than IllS or less, it is 
possible to generate the time signal at a single processor 
and transfer it to each distributed front-end over an 
Ethernet LAN. 
• GPS unit price has been greatly reduced, opening up 
the possibility of using multiple receivers instead of 
distributing precise time (I fls) over a LAN. 
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As described, a number of different system configurations 
are possible, providing the required functionality for a range 
of applications. Such low-cost data acquisition systems will 
allow a greater use of informative quality monitoring of power 
systems. 
ACKNOWLEDGMENT 
The authors wish to acknowledge the support given by 
Transpower New Zealand Ltd in the early phases of this 
research activity. 
REFERENCES 
[I] V. Kuhlmann, A. M. Sinton, M. B. Dewe, and C. P. Amold, "Effects of 
sampling rate and ADC width on the accuracy of magnitude and phase 
measurements in power quality monitoring." 2005, submitted, TP\VRD-
00173-2005. 
[2] V. Kuhlmann, C. P. Amold. and M. B. Dewe, "Relevance of micro-
processor advances for power quality instrumentation," Sept 2005. in 
preparation, 
131 M. P. Hayes, "A real-time beam steering system for KiwiSAS-
IV," in Proceedings of Electronics New Zealand 
(ENZCON2003), Hamilton, New Zealand, Sept. 2003, pp. 
[Online J. A vailab Ie: http://www.elec.canterbury.ac.nzlresearch/lIcoustksl 
papersl2003/Hayes_enzcon_2003a.pdf 
(4) D. L Mills, ""Ielwork time protocol (vcrsion 
implementation;' RFC 1305, Mar. 1992. IOnlbel. 
Ilftp.ietf.orglrfclrfc13 05 ~pd f 
[5] D. Mills, "Simple network time protocol 4 for 
IPv4, IPv6 and OSI;' RFC 2030, Oct. 
ftp://ftp.ielf.orglrfclrfc2030.tXI 
16~ D. L. Mi1!s~ "Internet time synchronization: 
IEEE Trans. CommulI.. vol. 39, no. 10. 
171 --, "Improved algorithms for syrlchlconizirlg 
clocks," IEEElACM Tratl.,. NefWr'rkiIlQ, 
[3] --, '~"daptive hybrid clock algorithm for 
protocol;' IEEElACM Trans. Networking, vol. 6, no, 
1998. 
19} T Skeie. S. Johannessen, and 0yvind Hoimelde. accurate time 
[10] 
synchronization over switched ethernet," in P"u·p"·di,,,ps of the 8tll 
IEEE Interntltionai Conference Oli Emerging ami FacIO'}' 
Automation, voL t, 2001, pp. 195--204. 
IEC61850-5: Commuilimlioll Networks alla ill S"bstatiOllS. 
Part 5: Communication Requirements far and Device Models, 
Intemational Electrotechnkal Commission. July 2003. standard, Ed, 
'1.0 - English. IOnline]. Available: http://www.iec.ch/ 
Volker Kuhlmann undertuok his undergraduate studies at the University of 
Siegen. Genllany, and gained his M.E. at lhe University of Canterbury, New 
Zealand. He is currently completing his Ph.D. 
Mike Dewe was Senior Lecturer at the University of Witwatersrand in 
Johannesburg. South Africa, before joining the University of Canterbury in 
1978. He was appointed IT Director in 2000, after having been Associate 
Professor in Electrical and Electronic Engineering. He also has a total of 12 
years industry experience. 
Chris Arnold is a Senior Lectmer in Electrical and Computer EngIneering at 
the University of Canterbury. New Zealand. He is a Chartered Engineer and 
a Member of the lEE. His main interest is in power system dynamics. 
188 APPENDIX A. PUBLICATIONS 
A.9 Microprocessor Advances Paper 
Submitted to the IEEE Transactions on Power Delivery [108]. 
Relevance of Microprocessor Advances 
for Power Quality Instrumentation 
V. Kuhlmann, C. P. Amold, M. B. Dewe 
University of Canterbury, Christchurch, New Zealand 
volkerkuhlmann@gmx.de 
Abstract- In the past, data acquisition systems for power 
qnality monitoring required expensive custom-designed hardware 
and software. With recent advances in standard PC components, 
this is no longer the case. 
The effectiveness of standard CPUs and operating systems in 
fulfilling power systems instrumentation functions is evaluated. 
A CPU register and interrnpts can be used for sample clock 
generation and time stamping. Modern CPUs inclnde signal 
processing instructions that nsed to be limited to specialised 
DSPs, and general-purpose operating systems such as Linnx 
provide most, if not all, 'of the necessary software features. 
Index Terms-Power quality, power system monitodng, power 
system harmonics, synchronization, signal sampling, data pro-
cessing, microprocessors, microcomputers, signal processing, 
sampled data systems 
I. INTRODUCTION 
A DVANCES in microprocessor performance bring with them new opportunities for instrumentation systems in 
terms of size, cost, and bandwidth. 
Previously, time-stamping samples with an accuracy of 
I fls required the use of dedicated hardware. This could 
only be achieved with custom-built hardware, which is time-
consuming to develop and expensive to build. 
Where one digital signal processor (DSP) was required 
per input channel some years ago, a single processor can 
now handle multiple channels. The biggest savings can be 
achieved when it becomes possible to handle the sample clock 
generation and time stamping by software, possibly with the 
help of timing registers in the processor or the peripherals. 
The main requirements for power quality monitoring are 
continuous measurement and analysis of voltage and current 
vectors in power distribution systems. Of particular interest are 
harmonic components. A sampling rate of 5 kHz is sufficient 
for the 50th harmonic magnitude (50Hz system), which does 
not place a high demand on hardware. The recovery of phase 
angles for harmonic power flow calculations with an accuracy 
of 10 -100 is more demanding, especially for the higher-order 
harmonics. An even higher demand is placed on equipment 
when transients are to be examined. 
It is essential that the sampling of input values occurs 
simultaneously on all inputs, so the resulting values, which 
may for example represent several 3-phase systems in a switch 
yard or across a power network, can be correlated with each 
other. The upper limit of allowable time error between inputs 
is detenmned by the application, and is typically in the order 
of I fls. 
First, the effect of the substantial CPU speed increases in 
recent years is discussed. This is followed by a series of 
code execution time measurements on a number of different 
processors. Section IV considers factors about ti me stamping 
accuracy, sampling rate and synchronisation, that need to be 
considered for power quality monitoring. Software aspects 
and the suitability of different types of operating systems 
are discussed, and a general-purpose OS is shown to be an 
effective option. Issues for system design, including ADC, 
front-end and possible system configurations are dealt with 
elsewhere [I]. 
II. PROCESSOR ARCHITECTURES 
Despite the 3 orders of magnitude improvement in micro-
processor performance in the last 20 years, interrupt latency 
has only improved by one order of magnitude. Fortunately this 
improvement is sufficient to satisfy all but the most stringent 
power quality timing requirements. 
A downside from the point of view of precise timing is the 
indeterminism of instruction execution times as a side effect 
of overall performance improvement. Execution times become 
mostly statistical averages. 
A commonly-used technique for embedded systems is to 
lock a code sequence into the internal cache. Some processors, 
e.g. PowerPC, allow this. Although it reduces the overall avail-
able cache size, it guarantees that the code which permanently 
resides in the cache is executed at maximum speed, and at a 
known rate. 
If the processor is used for time-critical tasks, any non-
deterministic execution of CPU instructions becomes ilTelevant 
if the amount of indeterminism is less than the timing accuracy 
required. This now appears to be the case with modern 
processors. 
The remaining part of this section introduces the main 
characteristics of a selection of microprocessors which can 
be used to build instrumentation systems. 
A. Intel Pentill111/Xe0I1 and AMD AthionlOpteIVI1 
Originally designed as a 16 bit CPU approximately 25 
years ago, this family has proven very popular. Multi-processor 
capable versions of the current 32 bit and 64 bit models are 
available from both Intel and AMD. 
A significant disadvantage of this family of processors is 
the requirement for backwards compatibility. This has resulted 
in a complex design with a large number of transistors, 
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TABLE I 
EXECUTION TIMES OF A 128 POINT COMPLEX FFT ON VARIOUS 
PROCESSORS, USING THE FFTW LIBRARY AND ITS "BENCH" PROGRAM. 
CPU single double optimisations 
G41.25GHz 2.0~s 4.4~s fma, altivec 
P3 450 MHz 13.9 flS 14.1-14.4 ~s sse 
P4 mobile 1.8 GHz 1.93 ~s 2.89 ~s sse / sse2 
P4 204 GHz 2.83 ~s 3.31 ~s -
1.52~s 2.13 ~s sse / sse2 
AthIon 1800+ MP 2.29~s 3.30~s -
(1.53GHz) 2.34flS 3.33 ~s sse / sse2 
1.27~s 3.31 ~s k7 (3dnow) 
Opteron 244 MP 1.83 ~s 2.75~s sse / sse2 
(1.8GHz) 1.07~s 2.76~s k7 (3dnow), sse / sse2 
Xeon 2AGHz MP 2.94~s 3.34~s -
lAO ~s 2.17 ~s sse / sse2 
uItrasparc 296 MHz 14.06~s 13.86 ~s 
and hence high power consumption. A key reason for the 
family's continued development is binary compatibility with 
legacy software. For any new designs not requiring this legacy 
compatibility, alternative families are often chosen. 
However, despite these disadvantages the x86 family repre-
sents excellent value for money due to high-volume produc-
tion. Software support for these processors is also excellent 
due to their ubiquitous nature. A standard PC can prove to be 
cost-effective for almost all phases of product development. 
B. Power PC 
The PowerPC architecture, by IBM and Motorola, is a RISC 
(reduced instruction set computer) design with simple and 
modern features, and a low power consumption. The register 
layout is straightforward: there are 32 integer and 32 floating 
point registers, all with identical functionality. 
The PowerPC is commonly used for embedded systems in 
appliances which require reasonably high computing power, 
such as laser printers. It provides multiply/add instructions 
which speed up signal processing computations. Such instruc-
tions were previously only found in DSPs. 64 bit versions 
of the CPU are now available, and multi-processor systems 
are supported. Versions for embedded systems typically have 
several peripherals integrated on the CPU chip, for example 
network inteIface, memory and bus controllers. Effectively 
this is a computer-on-a-chip, and is ideal for new designs of 
flexible and extensible instrumentation equipment. 
The PowerPC is well-supported by development systems 
and operating systems, including Linux. Virtually every real-
time OS also has a version for PowerPC. 
C. Other Gelleral Plirpose CPUs 
The Acorn Risc Machine (ARM) is a very low power 
CPU family with a reasonable computing speed. It is worth 
considering for new designs, but it is only used in embedded 
systems and not very commonly. 
A large number of micro-controller families are available for 
use in embedded devices, but they lack the computing power 
needed for multi-channel continuous harmonic analysis. 
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TABLE 11 
EXECUTION TIMES OF COMPLEX FFTs WITH VARYING NUMBER OF 
POINTS, USING FFTW. THE HARDWARE IS AS FOR TABLE I. 
CPU points single double optimisations 
P3: 128 8.02 ps 14.3 flS sse/-
256 16.6 ~s 32.1 ps sse/-
512 34.8 ~s 74.6ps sse/-
1024 92.7 flS 205 ps sse/-
AlhIon: 128 1.27 ~s 3.34flS k7 / sse2 
256 3.84~s 7.15 flS k7 / sse2 
512 8.04~s 16.25 flS k7 / sse2 
1024 17.3 flS 35.3 flS k7 / sse2 
Opteron: 128 1.07~s 2.75 flS k7 / sse2 
256 3.16 flS 5.86flS k7 / sse2 
512 6.65 flS 13.5 flS k7 / sse2 
1024 14.4 flS 29.0 flS k7 / ssc2 
D. DSPs 
Digital signal processors are primarily intended for certain 
numerical computations on comparatively high volumes of 
data. Their instruction sets have always been optimised to 
allow efficient implementation of numerical algorithms. 
However, the DSP has simply become superfluous for 
this type of application. A single general-purpose processor 
provides sufficient processing capabilities for a medium-sized 
power quality monitoring system. There are first-class com-
pilers available for at least the x86 and PowerPC families 
(and one of the best is free of charge). Choosing a general-
purpose CPU is more flexible and offers a much wider range 
of available off-the-shelf hardware and software. 
ITI. BENCHMARKS 
Performing FFTs is one of the major computational tasks 
for a power quality monitoring system. Benchmarks for a 
number of common processors were peIformed using the 
Fftw library [2J and its benchmarking program. The library 
is available for several architectures. A special characteristic 
of Fftw is that it peIforms a number of tests at runtime on 
the target system to construct code which runs fastest under 
actual runtime conditions. All tests were peIformedwith 128 
data points and with complex numbers, for both single and 
double sized floats (floating point numbers). A "single" float 
is 4 bytes long (32 bits), and a "double" float 8 bytes (64 
bits). 128 points were chosen because they are sufficient for 
measurements up to the 50th harmonic. 
The Apple powerbook with the G4 processor was operated 
under its native Mac OS X. The Sparc system was running 
Solaris 7. All other machines were running Linux with a kernel 
around version 2.4.20 and with the C compiler gcc 3.2 or 3.3. 
Threading was disabled on those computers with two CPUs. 
The results are shown in Table 1. The benchmark program 
was run several hundred times for each combination of CPU 
and options, and the results combined into a single figure. As 
with any benchmark, results depend on many parameters and 
should always be treated with due caution. 
When applied to a power supply system, a new FFT has to 
be calculated every 20 ms (50 Hz system). Modern processors 
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are more than three magnitudes faster than that. All contempo-
rary processors complete the task in under 5115. An outdated 
P3-450 is still under 15115. These execution limes need to 
be multiplied by the number of channels the instrumentation 
system is able to handle. 
Even if the number of points is increased to 1024, computa-
tion time remains within acceptable limits. As Table II shows, 
a 1024 point complex FFT on a P3-450 takes about 200llS at 
double precision .. Neither double precision nor a 1024 point 
transform length are needed for power quality applications. 
Therefore, the question of which processor is best for 
use in a power quality monitoring system should not be 
answered by processor speed at all, because they all provide 
adequate performance. Questions of cost and the availability 
of development systems should be the most important factor, 
although the cost of the development system proportionally 
reduces with larger production volumes. The P3 should not 
be ruled out, because it also provides adequate performance, 
and might be available on boards for embedded systems with a 
low-power version. For a desktop system, however, the speed 
differences are significant. 
'There should'be 'ample scope for handling 43· channels, a 
modern operating system with data 110 functions for storage 
and network communications, and the generation of sampling 
clocks and time stamps onjust one processor. A 64 bit CPU is 
unnecessary, and a 32 bit Alhlon, P4, or PowerPC is sufficient. 
The best cost/performance ratio is offered by the Athlon, but 
ultimately other factors like power consumption or availability 
of off-the-shelf processor cards need to be considered when 
designing instrumentation systems [I]. 
IV. SAYlPLE TIMING ISStJES 
Synchronous measurements require that the sampling on 
each input occurs at precisely controlled instants. The maxi-
mum allowable uncertainty for this depends on the particular 
measurement being undertaken, and is often much shorter than 
the time between samples. 
For distributed power quality monitoring or harmonic state 
estimation, the time stamping accuracy of the sampling typi-
cally needs to be in the order of O.I~IIlS. For example, 1° of 
phase angle at the 50th halmonic is approximately equivalent 
to IllS. Therefore, to achieve this, the samples need to be time-
stalnped with an accuracy better than IllS. For fault location 
using wave-front tinring methods, an accuracy of 0.2115 is 
desirable [3]. 
Synchronisation of sampling, or channel coherency, is 
achieved by clocking all ADCs (analog-to-digital converter) 
with the same signal. TIle ADCs must have a known and 
constant time after which the result appeal's at the outputs. 
The following tasks need to be performed: 
• time stamping 
• sample clock generation 
• sampling at a multiple of the fundamental frequency 
(to reduce filter and FFT computational requirements by 
eliminating windowing issues). 
It should be possible to perform all these 3 tasks by 
utilising a 32 bit counter register provided by the CPU. Each 
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time the counter reaches its maximum value, a sample pulse 
is generated. Ine sampling frequency can be adjusted by 
changing the maximum counter value. 
Time-stamping is performed by generating another inlelTupt 
with the one-second output of a suitable time reference unit 
(for example, a satellite time receiver). 
The mains frequency can be derived from the values of the 
counter at the time of the mains fundamental zero crossings, 
if this zero crossing signal is made available to the CPU. 
Alternatively, the mains frequency can be derived from one 
of the power lines being measured. 
Of critical concern is the timing and latency of the inter-
rupts, because this affects the counter values being read. The 
time receiver intclTupt should be assigned highest priOlity. The 
sample clock intetl'upt is not time critical because the whole 
sampling period is available for saving the sample data and 
calculating a time stamp from previously saved counter values. 
An 30 MHz Power PC CPU has an interrupt latency in 
the order of 1~2Ils. 400 f\1Hz versions are available, with 
correspondingly lower latencies. A large part of the latency 
is deterministic and can therefore be compensated for. An 
accuracy of < illS can be achieved without great difficulty. 
It is therefore possible to perform sample clock generation 
and time stamping in software with the help of a suitable CPU 
register, while only placing a small to moderate load on the 
CPU, leaving capacity for processing of the data. 
V. SOFTWARE CONSIDERATIONS 
A. Operating Systems 
For centralised data processing the choice of software is 
reasonably straightforward. The sample data is already time-
stamped by the ADC front-end when it arrives for processing. 
None of the tasks arc time-critical, and communications via 
Ethernet provide in themselves a certain amount of buffering. 
Desktop CPUs provide ample power for number crunching, 
with slight differences between manufacturers (see section lIT). 
Multi-CPU systems, 01' symmetric multi-processor (SMP) 
systems, al'e available and cost-effective. A general-purpose 
operating system is well suited. Linux has proven to be reliable 
and would be a good choice for a dedicated instrumentation 
system. In particular, it enables users to log in remotely, which 
allows full use and control of the instrumentation system and 
its software without having to be on site. 
Using a general-purpose system (OS) enables the 
sharing of data analysis and visualisation software between 
the central processing station and any other PC which calTies 
a copy of the sample data or pre-processed sample data. It 
also makes data archival on various media trivial. 
For the ADC front-end system, which has to perform the 
sample clock generation and time stamping, any of the real-
time operating systems for embedded systems could be used. 
Although these systems guarantee a response within a certain 
time, their average throughput can be rather low, and when 
resources (other than CPU time) are depleted, they simply 
stop working altogether. 
In contrast, genernl purpose operating systems continue 
when resources are depleted, but at a much lower speed. 
A.9. MICROPROCESSOR ADVAlVCES P"lPER 
In the case of memory exhaustion, this is made possible 
by configuring virtual memory (swap space). Under these 
conditions the instrument can no longer perform the intended 
task adequately, but the OS still allows the user to log in 
and fix the problem, This is an important consideration for 
an autonomous system which can be operated remotely. 
For a data acquisition system, the real-time requirements 
are rather simple. With an external signal, counter values or 
ADC output values need to be saved within a short time frame. 
With a 5kHz sampling rate (50th harmonic at 50Hz), ADC 
data of each channel must be saved every 400l1s. This interval 
is too short for regular process scheduling and therefore this 
task has to be performed in an intel1'Upt service routine (lSR). 
Sampling rates much higher than this necessitate the use of 
DMA (direct memory access) or a CPU with sufficiently low 
interrupt latency. Even with higher sampling rates, it is not 
impossible to run a general-purpose OS, 
A OS can be run on a real-time kernel [4], 
but this is more sophisticated than is required, A sufficient 
solution is to modify the Linux kernel and to provide a fast 
interrupt routine; the availability of the source code makes 
this possible. Versions of Linux for embedded systems already 
exist, but the basics of a regular Linux system easily fit into 
currently available flash memory modules and RAM sizes, 
Software for the programs, and exchanging control 
infOimation, programs and data with the base system, is 
already taken care of by a general-purpose OS, simplifying 
that part of the design considerably. 
The fastest execution of the ISR which handles the time 
stamping can be achieved by permanently reserving one or 
two CPU registers for use by this ISR only, Reserving the 
registers saves the time of saving their contents on entry to 
the ISR and restoring them on exit from the ISR. They can be 
treated as read-only by the remaining code. Short of writing 
all the code in assembler (which is impossible for a project of 
this scope) the compiler has to be told not to generate code 
which makes use of the reserved registers. With the G)1U 
C compiler gcc [5] it would be possible to modify the target 
CPU's machine description and reduce the number of available 
registers, and then to recompile the compiler. A condition for 
this is that the CPU has a reasonably large number of identical 
registers, which is true, for example, for the PowerPC. As 
tlle remaining code has to run in fewer registers, a slight 
performance penalty has to be expected, 
For a non-centralised data processing configuration, pro-
cessing is performed by the ADC front-end itself. which 
requires more CPU power and leaves the central system to 
deal with storage, display and archiving. 
B. Development Environments 
A aspect for consideration is the choice of 
development tool for the system, espeeially for the front-end. 
Software for the centralised processing on a "site PC" can be 
developed with whichever development tools are usually used 
for software running on the operating system used for the site 
Pc. 
There are advantages in using the same OS on the front-end 
as on the site PC, if possible, If so, much of the software can 
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be developed and tested on any PC, especially if the ADC 
cards used at the front-end can also be plugged into a PC. 
Numerous operating systems are on the market for em-
bedded syslems, either real-time, or general purpose with 
and without real-time extensions, The latter category includes 
Linux and MS-Windows. These are typically sold with an 
integrated development system, and the development systems 
often run on a range of host systems and offer a range of 
target systems. Some companies require royalty payments for 
each copy of their embedded software in use whereas others 
do not. 
C. Programming Langllages and Application Svftware 
Scripting languages promise rapid prototyping at a high 
level. They can also be used to extend applications to users 
with an easy means to intelface short user-programs [6], for 
example for data analysis, to the control application. An exam-
ple of using Python for message passing (i,e, data exchange) 
exists [7], Many of these issues apply to the scenario of 
controlling multiple power quality measurement systems from 
a common station. 
Kale [8] compares various scripting and other programming 
languages, Scripting languages have a reputation for introduc-
ing large computing overheads and being slow, While this is 
almost certainly true for some, Python seems to show tllat this 
need not be the case [91. 
D, Analysis Software 
A general-purpose instrumentation svstem should be as 
flexible as possible as far as the analysis software is concerned. 
A user-selectable set of analysis functions can be provided 
as building blocks, or plug-ins. Plug-ins for common appli-
cations should be built into the system, and flexibility can be 
provided by allowing for easy addition of user-designed plug-
ins, Both built-in and user-designed plug-ins are implemented 
with a defined function API (application program interface). 
On a general-purpose OS, shared libraries are commonly used, 
and can be loaded by the main program any time after,startup. 
Other techniques are also suitable. 
Plug-ins can include the functions: 
• reading sample data 
• FPT 
• transient detection 
• saving critical values which exceeded a threshold 
• generating alerts when pre-set conditions are met 
Each plug-in has an associated "cost" of CPU and memory 
bandwidth use. The total cost of all building blocks combined 
by the user must stay below 100%, with 100% being the 
system performance left over after the requirements for the 
time stamping and the operating systems are deducted from 
the total provided by the hardware, 
Furtller possible analysis functions, which can also be 
implemented, include: 
• capturing and analysing harmonics that exceed certain 
boundaries, or are outside certain shapes. Also capturing 
to either side to show buildup and the dynamic reaction 
of the grid. 
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• calculating power quality phenomena including flicker 
according to published standards [101~[12], and logging 
and generating an alert when agreed or preset thresholds 
,are exceeded. 
• recording details when line voltages are outside their 
nominal range. 
• recording details of any transients, including voltages and 
CUlTents for a short period before and after the event. 
• keeping a continuous log of line frequency and trans-
fen'ed power. 
• keeping a permanent record of those grid parameters 
which were pre-selected by the user. 
If this instrumentation system is to be connected to the in-
ternet, security considerations need to be taken very seriously. 
This becomes paramount if the front-ends are connected via 
the site PC and the internet to a central PC. l11e encryption 
which will need to be used for this incurs a non-negligible 
CPU load penalty, which must be considered and the site PC 
dimensioned accordingly. Experience has shown repeatedly 
that internet security issues have not received appropriate 
attention. 
VI. CONCLUSION 
A single modem CPU can now be used for continuous 
synchronous measurements of voltage and CUlTent vectors in 
power distribution systems, instead of expensive hardware-
based solutions. In particular: 
• Improvements in CPU performance mean that DSPs are 
no longer required. The improvements in performance 
have been associated with a lesser improvement in la-
tency, but latency is now low enough for most, if not all, 
power quality measurements. 
• FFT benchmarks indicated that a 32-bit Alhlon, P4 or 
PowerPC processor is adequate to handle up to 48 data 
channels, plus data storage, network communications, 
sampling clock generation and time stamping. 
• A 32-bit counter register within the CPU can be used for 
time stamping and to control the sampling frequency. 
• A real·· time operating system is not required, and general-
purpose operating systems are simpler to work with. 
General-purpose operating systems based on a real-time 
core are a good compromise for applications which 
benefit from a limited amount of real··time functionality. 
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appendix 
Chartdat Manual and Reference! 
By Volker Kuhlmann, 24 June 1997. 
This document describes chartdat version 1.4, 21 June 1997. 
B.1 Introduction 
This manual describes the chartdat tool for analysing sample data files generated by the CHART 
data acquisition system. It complements the existing postcess tool. Postcess can display data 
graphically as well as output it in ASCll. Chartdat does not generate graphs, but it has various 
functions which can be applied to the data. As well as outputting data and filtered data in ASCll 
form, chartdat can also display all information stored about the data, which is useful as documen-
tation of the measurements undertaken. New functionality can be added. 
Chartdat is a command-line oriented tool, which makes it easy to port to other platforms, including 
those with a faster processor than an Intel 80x86. Ports to Linux (for platforms 80x86, Alpha, and 
Spare), Solans on Spare, and MS-DOS are available. Ports to other platforms would be easy to 
develop but have not been done due to lack of equipment. 
Because of the absence of a graphical user interface (GUl) the chartdat tool remains compact and 
powerful without the limitations a GUl often imposes on applications. It makes it also compara-
tively easy to program platform-independently. 
This manual makes no attempt to explain all the values found in CHART-generated data files but 
instead focuses on the operation of chartdat. 
Although chartdat is strictly speaking not a filter program, it can best be thought of as being such. 
A filter program reads data (input), processes it, and then "TItes the processed data back to disk 
(output). CHART data is always stored in two separate files, one containing the actual sample data 
and the other various operating parameters. It is impossible to read the CHART data from 
the standard input channel (stdin), or write CHART data on the standard output channel (stdout), 
because these channels are equivalent to only one file each. Therefore, when reading or writing 
CHART data, chartdat needs to operate on actual files, not re-directable I/O-channels, which is 
against the definition of a filter program. As shown later, chartdat still makes use of the stdin and 
stdout channels. 
IThis appendix contains the text of reference [107]. 
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R.I.1 Invoking Charldat 
On all operating systems in use today, programs are run from a command prompt by 
simply typing their name. Parameters are typed after the program name, and are separated by one 
or more spaces from the name and from each other. 
Example: 
chartdat -help 
Runs program chartdat with the argument - help. (Which vvill cause 
chartdat to display its help.) 
Parameters containing spaces must usually be quoted to avoid the one parameter being interpreted 
as two. Parameters are also called options or arguments. When they are called options it usually 
means that this parameter is optional. 
B.1.2 Help 
When chartdat is run without arguments, a very brief synopsis of the purpose of chartdat is 
displayed, and that the integrated help text is available with the -help parameter. 
Like most parameters, the -help parameter has a long version and a short version. The short 
version, is faster to type, but -help is easier to remember. Both work in exactly the same way. 
The help screen of chartdat is reproduced in figure B.I. It shows all parameters with their long 
and short mimes, the syntax of the additional number, number range, string, or time needed by 
some parameters, and some limitations for this particular version of chartdat. The help output is 
a brief summary of sections B.2, B.3, BA, B.S, and B.6. 
B.2 Principal Operation of Chartdat 
The principal operation of chartdat is to apply one main function to the CHART data, and optionally 
one or more restrictions to the applied function. The applied main function is called an action, 
and the available restrictions are called limits. Actions are explained in section BA, and limits in 
section B.S. These sections describe the available actions and limits in detail. How these functions 
can be usefully combined is shown in section B.? 
Chartdat as a command line program, controlled by parameters given to it on the command 
line. Some of these parameters are interpreted by chartdat as commands, some as arguments to 
these commands, and some as filenames. The usage (section B.I.2) gives a complete overview, and 
detailed information is in sections BA, B.S, and B.6. All frequently used instructions to chartdat 
have a short and a long form. There is no functional difference between them. They are shmvn as 
in -hi which means that either - h or -help can be used. The I should never be typed. 
The order of the parameters to chandat is unimportant except that filenames must be given last. 
Commands to chartdat which require an argument for themselves, like the "threshold" limit which 
needs the threshold value, must have this argument immediately following separated by one or 
more spaces. The "copy" action needs a second filename (output filename), this can either be 
specified with the -0 I -out option (section B.6) as in 
chartdat ... -out out filename infilename 
or given behind the first file name (no -0 or -out is needed) as in 
chartdat ... infilename outfilename 
All normal output of chartdat is written to the standard output channel (stdout). This can be 
redirected into a file with the> operator on most operating systems, as in 
chartdat ... > filename 
. Any error messages are written to the standard error channel (stderr). The "limittimes" limit 
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General purpose data manipulation program for use with data generated by the 
CHART (Continuous Harmonic Analysis in Real~Time) system. 
University of Canterbury, EEE Dept, Christchurch, New Zealand. 
Volker Kuhlmann 
VK V1.4 21 June 1997 
Usage: 
chartdat ACTION LIMITS OPTIONS FILE 
chartdat LIMITS OPTIONS ~c I ~copy ~o I ~out OUIFILE INFlLE 
chartdat LIMITS OPTIONS ~cl~copy INFILE OUTFILE 
Actions: (must give 
~il~info 
~cl~copy 
~vl~view 
~vhl~vicwhead 
~vtl~viewtime 
~vn I -viewnum 
~sl~stats 
~fix 
Limits for actions: 
-th I·thresh FLOAT 
-til-times TIME~~GE 
-lsl-limitsets SETS 
-ltl-limittimes . 
SETS 
RANGE 
TlMERANGE 
Options: 
-hi-help 
-ol'-out OUTFlLE 
-vel-verbose 
-DI-debug 
one of these) 
info about a def' and dat file 
copy a and dat f'ile set 
view the contents of' a def and dat file 
as ~view, but only display headers, no data 
display times only of' data packets 
display data only of data packets 1 number per line 
as -vh, also display mean, etc. each data packet 
.fix def' and dat f'ile (e.g. if not closed/updated) 
number of' these or none) 
to packets exceeding this threshold value 
limit to this time range 
data sets to which an action is limited 
limit to this list of times 
(list of times is read from 
list of numbers or RANGEs 
numbers (empty numbers default to min/max) 
times (empty numbers default to min/max) 
, (GMT), or '31 01 1999 23:59:59' (local) 
show help and exit 
output f'ilename 
progress 
print debugging info 
stop processing arguments - only names remaining 
Remaining arguments are taken as filenames. 
Never specify the 'def' or 'dat' extension! 
Can not read data from stdin (or write to stdout) because 2 files (def, dat) 
are required. 
Current limits 
def file (data storage sets): 20 
data sets (store data sets): 200 
Further information can be found in the documentation. 
Figure B.1: The help output of chartdat (when called with -h). 
reads a list of times from the standard input channel (stdin). To connect stdin to a file and 
therefore read the list of times from this file, most operating systems use the < operator, as in 
chartdat ... < filename 
CHART data is always stored in two files, referred to as DEF/DAT file pair. The file extensions are 
required to be . def and . dat. When giving CHART data filenames to however, never 
specify these extensions as chartdat appends them. So 
chartdat ... chart-IDeasurements 
would operate on the files chart~easurements. def and chart_measurements. dat. 
There is a limit to the number of store data sets (def file headers) and data sets chartdat can handle 
before it runs out of memory. The limits are compiled into chartdat, and are displayed together 
with the help (near the end), see section B.1.2 and figure B.l. Currently, CHART uses 1 store data 
set and up to 20 data sets. The UNIX version of chartdat can handle up to 20 store data sets and 
up to 200 data sets. Therefore, this limitation of chandat should be irrelevant in 1""'-'"''1'lr''' 
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B.Z.1 Return Codes and Error Messages 
Whenever chartdat terminates it returns an exit status to the invoking program, that is the user's 
shelL It is possible to use this exit code to react to any errors chartdat might have encountered. 
The exact procedure to do this is operating system dependent. 
The exit codes used are tabled here: 
Exit Label 
code 
o 
2 
3 
4 
5 
6 
7 
8 
9 
EXIT_OK 
EXILUSAGE 
EXIT _ERRVALUE 
EXIT_NOV ALUE 
EXIT _NOACTION 
EXIT_ERRIO 
EXIT_CORRUPT 
EXIT_NOMEM 
Description 
No error. Nonnal termination. 
Usage was requested. 
A given value was incorrect (either out of range, 
or vvrong fonnat). 
A value or parameter is missing. 
No action was specified. Exactly one must be 
given. 
End of file was encountered. This is not neces-
sarily an error! 
Input or output error. 
Corrupted data was read. 
Not enough memory available to complete the 
operation. 
Every time chartdat terminates the exit code is printed by chartdat. 
Chartdat tries to display a meaningful error message for every error situation. Because the stan-
dard C function ferrorO does not always give useful messages, an additional message is given by 
chartdat. 
B. 3 Time and Time Specification 
This document mentions the term coarse time in various places. The time stamp associated '>'Yith 
each data packet consists of two values: coarse time and vernier time. The vernier time stores the 
part of the time with a resolution smaller than 1 s. Coarse time stores the of the time from 
1 s and above. 
Within CHART, calendar times and dates are not stored as local time, but as a time in time zone 
GMT, which has an offset of O. This makes it possible to compare times universally between 
time zones, and avoids confusion with daylight saving times. The time (system time) is stored 
as a timeJ value, which means it is a count of the number of seconds elapsed since 1 1970 
00:00:00 GMT. Times before then and after 19 Jan 2038 03:14:07 GMT can not be represented with 
this format, because it is a 32-bit integer value. The coarse time in the data packets is a time_t 
value. 
When converting the time_t value to local time, the local time offset must be added. For a country 
in time zone GMT + 12h, 12 h must be added, assuming no daylight saving is in effect. 
Whenever a complete time (second, minute, hour, day, month, year, time zone) is required by 
chartdat from the user, the format must be: 
day month year hh:mm:ss 
The time zone cannot be specified and is always the local one for chartdat. It is important that the 
local time zone is correctly configured. The month can be given as number, 3-letter abbreviation, 
or full name. Case is insignificant. The year must have the century - 97 is not the same as 1997 
(97 will produce a range error). The time is always a 24 h time. 
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One variation to the time format is allowed: it can be given in the time_t format, as decimal 
hexadecimal number (Ox1234S678), or octal number ("vith a leading 0). These time_t 
values are not very human-readable, but they can nevertheless be useful. There can be little 
H.u",",,~,-,.~~Sl[anQllJlg about time zones and daylight saving when using time_t values. They always 
represent a time in the GMT time zone, never in a local one. Chartdat automatically recognises if 
the time is a time_t value. Whenever chartdat outputs a time with a 32-bit number next 
to it, it is the time_t representation of the clear text time in the local time zone, as indicated by 
the time zone specification in the time. 
Example: 
Wed 20 Nov 1996 02:13:47 GMT 
Wed 20 Nov 1996 15:13:47 NZDT 
Ox3292695b, 0848456027 
All four values specify the same point in time. The first time in in GMT, 
the second in local time, New Zealand Daylight saving Time in this case. 
It can be seen that NZDT = GMT + 13 h. The last two numbers are the 
corresponding time_t value, in hexadecimal and decimal notation. 
The program timeconv (by Volker Kuhlmann) aids in converting times between local and GMT time 
zones and time_t values, taking care of daylight saving. 
BA Actions 
This section describes the available actions of chartdat. 
All of these actions can be limited. Some actions might be of limited use if not limited. 
info (-ii-info) 
Displays an information available about the DEF/DAT file pair file pair specified. 
This includes all information about the data sets, as well as the number of packets 
stored in the DAT file belonging to any of these data sets, and a few other minor 
things like file size. See figures B.2 and B.3 for an example output. 
copy (-c I-copy) 
Copies the specified DEF/DAT file pair to a new DEF/DAT file pair. It is especially 
useful if used with one of the limits in section B.S. 
Currently the whole DEF file is copied, independent of any limits. This means that 
the resulting DEF file might contain data sets which are not present in the DAT file. 
The new DEF/DAT file pair can be specified with the -0 or -out option, or as the 
second file name on the command line. 
view (-vi-view) 
Displays the contents of the specified DEF file first, then the packet headers and 
packet data of all packets in the specified DAT file. Example output is shown in 
figure B.4. 
view head (-vh I -viewhead) 
As for "view", but only the DEF file and the packet headers of the DAT file are 
shown. No data of the data packets is listed. Output is as in figure B.4 but no data 
is displayed. 
view times (-vt I -viewtimes) 
This displays the coarse time value of each packet of the DAT file. One time value 
per line is generated. No other output is produced. 
The format of this output is as required for the "times list" limit and described in 
section B.3. Example output is shmvn in figure B.6. The time_t value is shown first, 
then" ", then the corresponding local time. 
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view numbers (-vn I -viewnum) 
Shows nothing but the data, one number per line. This format is meant to make it 
easy to import the munbers into a spreadsheet or other graphing software. 
statistics (-s I-stats) 
Similar to "view head". Displays the DEF file, the header of each packet in the DAT 
file, and some statistics on each data packet. Currently the mean, variance, and 
standard deviation are computed. Statistical values are computed for each packet 
individually. Example output is shown in figure B.S. 
fix (-fix) 
Fixes an inconsistent DEF/DAT file pair. 
If the active data sets are not deleted before shutting down the Ppu, the DAT file is 
not closed and some values in the DEF file are not updated. Most of the data is still 
useful, but some packets might be missing at the end of the DAT file, and the last 
packet in the DAT file will almost always be incomplete. 
This action truncates2 the DAT file after the last complete packet, and recomputes 
the missing values in the DEF file out of the data, thus avoiding errors due to 
inconsistent data. 
It does not make sense to limit this action, therefore, any limits given will silently 
be ignored. 
No output is produced if the files were consistent. Any changes which were made 
are displayed, as in figure B.7. 
Warning: this action alters the specified DEF/DAT file pair! 
B.5 Limits 
This section describes the available limits of chartdat. Anyone, including none, of these limits can 
be applied to any of the actions explained in section B.4, unless otherwise stated. The description 
of these limits is meant to be complete. 
The general effect of these limits is to restrict the action chosen to certain data packets. 
threshold (-thl-thresh FLOAT) 
Limits the action to those data packets which have at least one value exceeding 
the given threshold. For FLOAT insert the threshold. It is a floating point number. 
Usual rules for formats of floating point numbers and computers apply. 
time range (-ti I-times TIMERANGE) 
Limits the action to those packets which fall within the given time range, inclusively 
(interval [start-stop]). Give the time range in place of TIME RANGE as two hyphen-
separated times. The time format of each time is given in section B.3 and can be 
either a time_t value or clear text time. If the first time is missing it is assumed to 
be the earliest possible time, if the second time is missing it is assumed to be the 
latest possible time. 
data sets (-ls 1-1imitsets SETS) 
Limits the action to those packets belonging to one of the given data sets. Give the 
data sets in place of SETS. 
The data sets are given as their number. The specification can be a single number, a 
comma-separated list of numbers, a number range, or any combination of number 
lists and number ranges. A number range comprises two numbers separated by 
2 Some operating systems, including MS-DOS, do not have a file truncate function. In this case the DAT file will be left 
unlruncated. 
8.6. OTHER COMA1AJVD LINE OPTIONS 
a hyphen (" If the left number is missing, it is assumed to be the minimum 
allowed value, if the right munber is missing it is assumed to be the maximum 
allowed value. 
times list I -limittimes) 
Limits the action to those packets which have a coarse time equal to one of the 
times in the times list. The times list is a list of times, one per line, and is read 
from the standard input channel (stdin). Only time_t values are accepted and 
they must be at the beginning of the line. The remainder of the line is ignored. The 
format of the time_t specification is given in section B.3. 
B.6 Other Command Line Options 
This section describes those command line arguments which are neither actions nor limits. 
help (-hi-help) 
Displays the integrated help text (also shovv'll in figure B.l). 
output DEF/DAT file pair (-0 I-out FILENAME) 
This option can be used .\lith the "copy" action and specifies the base name of the 
file pair data is copied to. Do not specify the ".def" or ".dat" extension as 
they will be added by chartdat. For FILENAME above insert the actual name. 
verbose (-ve I -verbose) 
This shows some additional progress output during the operation of chandat. The 
output generated might be of limited use but the function is supplied anyway. 
debug (-D I-debug) 
This option is used during the chandat sofnvare development phase. Its use is 
discouraged and at ovv'll risk. 
last argument (-) 
This option means that it is the last option on the command line, all following 
strings are file names. This allows to process files which happen to have a name 
equal to one of the actions, limits, or options. 
B.7 Examples 
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This section gives some examples of the use of the various capabilities of chandat. It is assumed 
that the CHART data is stored in files called chartmeas. def and chartmeas. dat. 
Display all information about the data, but no data itself: 
chartdat -info chartmeas 
Produce similar output to the example above but show only data set 1: 
chartdat -info -limitsets l chartmeas 
Other valid speCifications of a data set limit are: 
-limitsets l,3,S 
-limitsets l-4,9-l2 
-limitsets 6-
Display some statistics on every packet of data sets 1, 3, and S. Both lines are equivalent: 
chartdat -stats -limitsets l,3,5 chartmeas 
chartdat -limitsets l,3,5 -stats chartmeas 
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Search for packets of data sets 2, 4, 6 having at least one sample exceecling the given threshold. 
Headers of the packets are displayed: 
chartdat -viewheads -limitsets 2,4,6 -thresh 7.55 chartmeas 
Copy data sets 1 to 3, 6, and all data sets from 12 and above. Both lines are equivalent: 
chartdat -copy -limitsets -3,6,12- chartmeas destname 
chartdat -copy -limitsets -3,6,12- -out destname chartmeas 
Copy all packets between 14:00 and 16:00 on 3 March 1997, local time. Both commands are 
equivalent: 
chartdat -copy -times "3 3 1997 14:00:00-3 3 1997 16:00:00" 
chartmeas destname 
chartdat -copy -times Ox331a2290-0x331a3ebO chartmeas destname 
List the times of all packets of data sets 2 and 4 exceeding the threshold: 
chartdat -viewtimes -limitsets 2,4 -thresh 3.2 chartmeas 
As above but storing them into a file: 
chartdat -viewtimes -limitsets 2,4 -thresh 3.2 chartmeas >timesfile 
List the headers of all packets having a time equal to one of the times in the file timefile: 
chartdat -viewhead -limittimes chartmeas <timesfile 
B.B Future Improvements 
As possible improvements to chartdat, these items are suggested: 
1. The ability to merge multiple sets of DEF/DAT file pair s into one. 
2. Allowing more than the one format in section B.3 for specifying times. 
3. Is it useful to display times in local time as well as in GMT? The program timeconv can be 
used instead. 
4. Currently the times list for the "limittimes" limit must be sorted. The packets of the DAT file 
must be sorted as well (this restriction is currently fulfiled by all CHART-generated DAT files). 
This restriction could be removed, but the increase in computational requirement must be 
considered. 
5. The "copy" action currently copies the whole DEF file independent of any restrictions. If for 
example the data set limit is used, the reSUlting DAT file does not have all data sets contained 
in the reSUlting DEF file. Whether this imposes any problems remains to be seen. 
B.8. FUTURE IMPROVEMENTS 
File: /tmp/ripple/tp/rtpi3a.def 
Papanui T.P. ripple magn + phase Currents 66kV 
Data sets: 8 (head code 0) 
IDataSetRef: 
I Start: 
IStop: 
IDescr. : 
IData type: 
IX, Y Unit: 
IPackets: 
IMin Acq, Upd: 
I DataSetRef: 
I Start: 
IStop: 
IDescr. : 
IData type: 
IX, Y Unit: 
IPackets: 
IMin Acq, Upd: 
IDataSetRef: 
l (head code l) 
Mon l8 Nov 1996 19:00:l0 NZDT Ox328ffb6a 
Tue 19 Nov 1996 l5:59:4l NZDT Ox329l229d 
Papanui ripple phase 66kV APlOO CB92 ISL CCT2 
Ripple 
Red Current 
, Degree 
7558 
( 
Length: lOOO 
), ( 
2 (head code l) 
Mon l8 Nov 1996 19:00:l0 NZDT 
Tue 19 Nov 1996 l5:59:4l NZDT 
Papanui ripple magn 66lcV APlOO 
Ripple 
, Volt 
7558 
( 
3 
Length: lOOO 
), ( 
(head code l) 
StoreRate: lO.OOO 
DispColour: 255 0 0 
Ox328ffb6a 
Ox329l229d 
CB92 ISL CCT2 Red Current 
StoreRate: lO.OOO 
DispColour: 255 0 0 
Figure B.2: A sample display of the contents of a DEF file. This information is displayed by 
the "info", "view", "viewhead", and "stats" actions. 
File: /tmp/ripple/tp/rtpi3a.dat 
Size: 33682432, read ok: 33682432, trailing junk: 0 
DataSetRef Packets Description & times 
l 4144 Papanui ripple phase 66kV APlOO CB92 ISL CCT2 Red Current 
Start time: Mon l8 Nov 1996 19:00:l0 NZDT Ox328ffb6a 
Stop time: Tue 19 Nov 1996 06:30:40 NZDT Ox32909d40 
2 4144 Papanui ripple magn 66kV APlOO CB92 ISL CCT2 Red Current 
Start time: Mon l8 Nov 1996 19:00:l0 NZDT Ox328ffb6a 
Stop time: Tue 19 Nov 1996 06:30:40 NZDT Ox32909d40 
3 4144 Papanui ripple phase 66kV AQlOO CBl02 ISL CCT3 Red Current 
Start time: Mon l8 Nov 1996 19:00:09 NZDT Ox328ffb69 
Stop time: Tue 19 Nov 1996 06:30:40 NZDT Ox32909d40 
4 4144 Papanui ripple magn 66kV AQlOOCBl02 ISL CCT3 Red Current 
Start time: Mon l8 Nov 1996 19:00:09 NZDT Ox328ffb69 
Figure B.3: Output produced by the "info" action, after the DEF file contents (as in fig-
ure B.2) have been displayed. 
Serial pckt #: l 
DataSetRef: 6 
CoarseTime: Ox328ffb69 (GMT) Mon l8 Nov 1996 19:00:09 NZDT 
PrecisionTime: OxOOOOOOOl l 
FundFreq: 50.02 
Description: Papanui ripple magn 66kV McFaddenl Red Current 
DataType: Ripple 
XUnit, YUnit: ,Volt 
StoreRate: lO.OO 
0.0000l4 0.000008 0.000007 0.000005 0.000006 0.0000l2 0.000009 0.000004 
0.000007 0.000005 0.000004 0.000007 0.000007 0.000006 0.0000l4 0.000005 
Figure B.4: Output produced by the "view" action. The DEF file information is displayed 
first, as in figure B.2. The "viewhead" action produces the same output as the "view" action, 
except that it shows none of the data. 
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#: 1 
6 
Ox328ffb69 (GMT) 
Ox00000001 
50.02 
APPENDIX B. CHARTDA T MAl'v7JAL AND REFERENCE 
Man 18 Nov 1996 19:00:09 NZDT 
1 
Papanui ripple magn 66kV McFadden1 Red Current 
250 
Mean: 0.000008759 
Variance, Std deviation: 0.000000000, 0.000004797 
#: 2 
5 
Figure B.5: Output produced by the "stats" action. The DEF file information is displayed 
first, as in figure B.2. 
Ox328ffb69 Mon 18 Nov 1996 19 00:09 NZDT 
Ox328ffb69 Man 18 Nov 1996 19 00:09 NZDT 
Ox328ffb69 ·Mon 18 Nov 1996 19 00:09 NZDT 
Ox328ffb69 Man 18 Nov 1996 19 00:09 NZDT 
Ox328ffb6a Mon 18 Nov 1996 19 00:10 NZDT 
Man 18 Nov 1996 19 00:10 NZDT 
Mon 18 Nov 1996 19 00:10 NZDT 
Ox328ffb6a Man 18 Nov 1996 19 00:10 NZDT 
Ox328ffb73 Man 18 Nov 1996 19 00:19 NZDT 
Ox328ffb73 Man 18 Nov 1996 19 00:19 NZDT 
Figure B.6: Output produced by the "viewtimes" action. No DEF file or any other informa-
tion is displayed. Times listed more than once came from data packets with the same time 
but corresponding to different data sets. 
DataSetRef 1 Updating no of packets (7558 -> 4144) 
DataSetRef 1 Updating stop time (3291229d -> 32909d40) 
DataSetRef 2 Updating no of packets (7558 -> 4144) 
DataSetRef 2 Updating stop time (3291229d -> 32909d40) 
DataSetRef 3 Updating no of packets (7558 -> 4144) 
Figure B.7: Output produced by the "fi,," action if fixes were made. 
appendix c 
The DSM Schematic Diagrams 
In the following the schematic diagrams for the DSM are shown, using a Texas Instruments digital 
signal processor. 
A schematic for a cable connecting a Magnavox MX4200 GPS receiver to the DSM is given on 
page 216. 
Tables showing the pinout of the Multibusli connectors PI and P2, and the jumpers, memory map, 
and FPGA registers of the DSM are given in appendix C.2 starting on page 217. 
C.l The DSM with TMS320C3l 
The schematic diagrams of the DSM using a Texas Instruments TMS320C31 DSP are on the follow-
ing pages. 
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C.2 Connector PI and P2 (TSB) 
The pinouts of the Multibus II PI connector, and the P2 connector carrying the TSB (Time Stamping 
Bus) in CHART, are given in table c.1. The DSM jumpers are given in table C.2, the DSM memory 
map is given in table C.2, and the DSM'S FPGA registers are given in table C.4. The FPGA registers 
are the programming interface to the DSM hardware. 
A B C A B C 
1 GND PROT GND 1 GND GND 
2 Vee DCLOW Vee 2 Vee Vee 
3 +12V +5VBatt +12V 3 +12V +5VBatt +12V 
4 NC SDA BCLK 4 4MHz 
5 TIMOUT SDB GND 5 GND 
6 LACHn GND CCLK 6 GND 6MHz 
7 ADOO ADOl GND 7 TSO TSI GND 
8 AD02 GND AD03 8 TS2 GND TS3 
9 AD04 AD05 AD06 9 TS4 TS5 TS6 
10 AD07 Vee PARO 10 TS7 Vee 
11 AD08 AD09 ADI0 11 TS8 TS9 TSI0 
12 ADll Vee AD12 12 TS11 Vee TS12 
13 AD 13 AD14 AD15 13 TS13 TS14 TS15 
14 PARI GND AD16 14 GND TS16 
15 AD17 AD18 AD19 15 TS17 TS18 TS19 
16 AD20 GND AD21 16 TS20 GND TS21 
17 AD22 AD23 PAR2 17 TS22 TS23 
18 AD24 GND AD25 18 TS24 GND TS25 
19 AD26 AD27 AD28 19 TS26 TS27 TS28 
20 AD29 GND AD30 20 TS29 GND TS30 
21 AD31 reserved PAR3 21 TS31 
22 Vee Vee reserved 22 Vee Vee 
23 BREQ RST BUSERR 23 
24 ARB 5 Vee ARB4 24 SAMPLES Vee EVENT* 
25 ARB 3 RSTNC ARB 2 25 TSBVALID EVT3" 
26 ARB 1 GND ARB 0 26 EVT2* GND EVTl" 
27 SC9 SC8 SC7 27 
28 SC6 GND SC5 28 GND 
29 SC4 SC3 SC2 29 
30 -12V +5VBatt -12V 30 -12V +5VBatt -12V 
31 Vee SCl Vee 31 Vee Vee 
32 GND SCO GND 32 GND GND 
PI connector pinout P2 (TSB) connector pinout 
Table C.l: Pinout of the PI and P2 Multibus II backplane connectors. 
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)umper Shipped Function 
n X 
J3 
X 
Enables the TSB drivers when closed. 
Supplies Vcc to the PARIO connector when closed. 
Supplies GND to the P ARIO connector when closed. 
XC3164A configuration loading: 
open: master serial mode, closed: slave serial mode. 
)6,)7,)8 X Must be closed if FPGA configuration is chain-loaded. 
XC3142A configuration loading: )9 X 
open: master serial mode, closed: slave serial mode. 
Table C.2: The function of the jumpers used on the DSM. The column "shipped" shows the 
when the board is shipped, an "X" means closed. 
Range Length Use 
OOOOOOO-OOOOOBF CO Vectors 
OOOOOOO-OOOOFFF 1000 Dual-port RAM 
0020000-003FFFF 20000 RAM 
0809800-0809BFF 400 Internal DSP RAM block 0 
0809COO-0809FFF 400 Internal DSP RAjvI block 0 
0810000-081000F 10 Semaphores of the dual-port RAM 
0810010-08100lF 10 FPGA registers 
0810020-081002F 10 DUART registers 
0810030 1 PARlO 
0818000 1 FPGA 
Table C.3: Memory map of the DSM. All addresses and lengths are given in hex. The 
lengths are in words of 32bit. 
Address Write Read 
0 OxOO Clear event 1 interrupt flag Interrupt flags 
1 OxOl Clear event 2 interrupt flag 
2 Ox02 Clear event 3 interrupt flag 
3 Ox03 Clear TC interrupt flag 
4 Ox04 Clear IPPS interrupt flag 
5 Ox05 Clear zero-crossing interrupt flag 
6 Ox06 
7 Ox07 Clear all interrupt flags 
8 Ox08 DSM configuration register Event 1 vernier 15-0 
9 Ox09 SRM division register Event 2 vernier 15-0 
10 OxOA TSB bits 15-0 Event 3 vernier 15-0 
11 OxOB TSB bits 31-16 15-8: event 2 vernier 23-16, 
7 -0: event 1 vernier 23-16 
12 OxOC P\VM Event 3 vernier 23-16 
13 OxOD Vernier correction 
14 OxOE SRM correction 
15 OxOF 
Table C.4: The registers implemented in the FPGAs. 
appendix 
The GAL Listings 
D.1 MIX Address Decoder 
Ti tle : CHART II I DSM 
Copyright (C): 
Design: 
Drawing No: 
Device : 
Author: 
Assembler: 
File: 
Release: 
Version: 
Date: 
University of Canterbury 
Dept of Electrical and Electronic Engineering 
Creyke Rd 
CHART III Project 
Mr M.B. Dewe (project supervisor) 
University of Canterbury and TransPower NZ Ltd 
Address Decoder for DSM ST2 (C31) MIX Interface 
C3 01 03 00 03 XX PI 00 
C3 01 04 00 03 XX PI 00 
GAL22V10 
Mike Hodkin, Volker Kuhlmann 
PLANII version 1.10 (National Semiconductor) 
DSM31MIX.EQN 
ST2 
1.2 
31 August 1994 
CHIP DSM._.MIX .... AddressDecoder GAL22V10 
;PINLIST 
;pin 1 2 3 4 5 6 7 8 
/MXCMD /MXRST MXA7 /LCLSEL /MXCYC MXWR /MXBEO /MXBE1 
9 10 11 12 
/MXBE2 /MXBE3 MXDO GND 
13 14 lS 16 17 18 19 
MXMIO /MXINT /RESET /CEDPRRO /CEDPRR1 /CEDPRR2 /CEDPRR3 
20 21 22 23 24 
/MDPSEM /MIXOE /LCLINT LCLID VCC 
@UES DSMMX1.2 
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EQUATIONS 
LCLID 
LCLID.OE 
GND 
MXRST 
;tristate enabled during MIX reset 
LCLINT = MXINT 
LCLINT.OE = VCC 
;onJ.y buffered 
/RESET 
.SETF 
. RSTF 
:= /RESET 
= LCLSEL & MXCMD & /MXMIO & MXA7 & MXWR & /MXDO 
= LCLSEL & MXCMD & /MXMIO & MXA7 & MXWR & MXDO 
;After powerup all FF are low. FF low means output high if output is inverted! 
;Now powering up with /RESET = low. 
;Make /RESET low when /MXRST is low? 
CEDPRRO LCLSEL & MXCYC & /MXRST & MXMIO & MXBEO 
CEDPRRO.OE VCC 
; DPRAMlow enabled only for data read/write of 8/16 bit s, timing needs MXCYC 
CEDPRR1 LCLSEL & MXCYC & /MXRST & MXMIO & MXBE1 
CEDPRR1.0E VCC 
; DPRAMlow enabled only for data read/write of 8/16 bits, timing needs MXCYC 
CEDPRR2 LCLSEL & MXCYC & /MXRST & MXMIO & MXBE2 
CEDPRR2.0E VCC 
; DPRAMlow enabled only for data read/write of 8/16 bits, timing needs MXCYC 
CEDPRR3 
CEDPRR3.0E 
; DPRAMlow 
MIXOE 
MIXOE.OE 
LCLSEL & MXCYC & /MXRST & MXMIO 
VCC 
enabled only for data read/write 
= LCLSEL & MXCMD & /MXRST 
= VCC 
of 
& MXBE3 
8/16 bits, timing needs MXCYC 
;DPRAM output enable timing from MXCMD during any selected cycle. 
MDPSEM = LCLSEL & MXCYC & /MXRST & /MXMIO & /MXA7 
MDPSEM.OE = VCC 
;DPRAM semaphore write, only during i/o mapped access with MXA7 not set 
0.2 DSP Address Decoder 
Ti tIe: CHART III DSM 
Copyright (C): 
Design: 
Drawing No: 
Device: 
Author: 
Assembler: 
File: 
Release: 
Version: 
University of Canterbury 
Dept of Electrical and Electronic Engineering 
Creyke Rd 
CHART III Project 
Mr M.B. Dewe (project supervisor) 
University of Canterbury and TransPower NZ Ltd 
Address Decoder for DSP 
C3 01 03 00 04 XX PI 00 
C3 01 04 00 04 XX PI 00 
GAL22V10 
Allan Miller, Volker Kuhlmann 
PLANII version 1.10 (National Semiconductor) 
DSP.EQN 
ST2 
3.2 
0.2, OSF ADDRESS DECODER 
Date: 28 September 1994 
CHIP DSM_nSP-AddressDeeoder GAL22V10 
;PINLIST 
;pin 1 2 3 4 5 6 7 8 9 10 11 12 
/STRB /W A4 AS A13 A14 AIS A16 A17 A18 A19 gnd 
;pin 13 14 15 16 17 18 19 20 21 
A23 /RDUART /IORD /CSTSSRM /IOWR NC /WRUART /CERAM XCLK 
@UES DSM3.2 
EQUATIONS 
;RA\1 
CERAM /A23 " A17;, STRB 
CERAM.OE vee 
;Dual-Port RAM 
CEDPRAM = /A23 .. /A17 " /A16 " /A1S '" /A14 " /A13 * STRB 
CEDPRAM.OE = vee 
; Dual-Port RAM Semaphores 
SEM = A23 
* 
/A19 
" 
/A18 
" 
/A17 "/; AlB 
" 
/A1S 
" 
/AS 
SEM.OE = vee' 
;XILINX Registers 
CSTSSRM = A23 
* 
/A19 
" 
/A18 /A17 
" 
AlB 
" 
/AIS -1: /AS 
CSTSSRM.OE = vee 
;UART (GPS) 
RDUART = A23 '!.- /A19 
* 
/A18 
" 
/A17 
" 
AlB i; /AIS "k AS 
RDUART.OE = vee 
WRUART = A23 
" 
/A19 ;, /A18 
" 
/A17 if A16 .. /A1S 
* 
AS 
WRUART.OE = vee 
;Parallel 10 
lORD = A23 * /A19 .. /A18 .. /A17 -;': AlB " /A1S " AS IORD.OE vee 
IOWR = A23 
" 
/A19 /A18 
* 
/A17 
" 
AlB .. /AIS .. AS 
IOWR.OE vee 
;Uploading the XILINX configuration 
" 
/A4 
" 
A4 
" 
/A4 
.. /A4 
.. A4 
A4 
22 23 
/CEDPRAM /SEM 
" 
STRB 
" 
STRB 
" 
/W 
" 
STRB 
;, W .. STRB 
.. /W .. STRB 
.. W 
* 
STRB 
/XCLK = A23 * /A19 .. /A18 .. /A17" AlB" A1S .. /AS .. /A4.. IV" STRB 
XCLK.OE = vee 
;Global asynchronous set/reset 
.SETF gnd 
.RSTF = gnd 
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appendix E 
The FPGA Schematic Diagrams 
An FPGA design is created by drawing multiple sheets, and by starting the design compiler with 
the top-level sheet. All existing sheets are automatically included by the compiler, but those 
circuit elements which are not used when following the connections from the top-level sheet are 
automatically removed from the FPGA design. This allows the re-use of common circuit elements 
and simplifies workflow. 
The DSM makes use of this for its two FPGAs. The re-use of the address decoder by both FPGAs 
ensures that the address space occupied by each FPGA does not interfere with the other FPGA. 
From the DSM DSP programmer's point of view, both FPGAs appear as a single chip. 
Because the DSM software allows to load different designs into both FPGAs, alternative designs 
are possible and more than two top-level sheets may exist. The first sheets show the top-level 
schematics for the: 
• time stamping FPGA with event capturing (page 224), the 
• new SRM FPGA (page 225), and the 
• alternative SRM FPGA, equivalent to the state before the changes described in chapter 8 were 
made (page 226). 
The remaining sheets are used by the top-level ones. 
The time stamping and event capturing circuitry does not fit into an XC3164 FPGA because of 
the relatively high number of parallel connections required on the chip. This required an XC3195 
FPGA, which is about twice the cost. With XILINX bringing the XC3100A serious to market the 
event capturing circuitry fits into an XC3164A because of increased routing resources. 
The relevant circuitry parts for the synchronisation of the various DSM clocks are on sheets 
dsm64te and dsm42cbp. 
223 
224 
ii 
; 
'1'1 
.
 i 
.t 
11 
A
PPEN
D
IX E. 
TH
E FPGA SC
H
EM
A
TIC
 D
IAG
RAM
S 
;:;-
[,"" 
f 
.
.
.
 
! 
~~~:d! ~in'l~ ~ 
t 
~; 
l ! lr'l 
~ 
: 
'
.
 
'1: 
',1 
'cr 
~ ~ ~ 
~ ~ 
,
 
.
.1 
"
I
 
I 
II [ ill Im!!!!1 
~ u
 ~ 
~ 
t 
i ,_J 
; 
~ 
~ 
ZZ5 
,1 
226 
: 
Jl 
t 
t
o
' 
I--
u
 ~ H
 II!!!!!!! 
"
---------+l++" +
-
-
' 1
-
-
'i '1
-
:
 -
-
-
-
'
 ~ ~ 
'
'
-
-
-
-
' 
-
l1 'L: J' 
~, 
~ 
'. 
I 
A
P
P
E
N
D
IX
 E. 
TH
E
 FPG
A SC
H
EM
ATIC
 D
IA
G
R
A
M
S 
I I 
x z ::J 
X 
W
 
I--
I--
I 
P DSMSET III , DSMWR I - :1 
--u &= 
.AND4B2 
~ ---d f--
.AND4B2 
1--1 PAND3Bl 8= 
f-- j SRMOE ~ 
.AND4B2 
~ L------c N.ANDSBJ.. 
--
A[O: 3) 
f--
be acti.~e at the ~ame time 
if the de3i.gn. i.3 located i.n. 2 
di.fferen.t chip3 that act as 
On.e un.i.t_ 
I 1 
DSMRD 
F~LOE 
I Al bl, F3LOE 
L-b \ F~2HOE 
.AND4BJ... 
I:XILINX 
CHART III DSM 
Copyri.ght (el Un.i.~er~i.ty Can.terbury 
V 2_3 O~ Mar 96 1 Filo, 
1 
f-
f--
N 
N 
'J 
A.NOse.:. 
A.NDS:a2 
~ 
ANDSE.:3 
+ T I I J----J 
ANnfil"\~i 
f- I I IU) 
AND.sB~ 
.--~~ 
xo NAND2 
xt~.31,XTC,I1PPS,ISRM 
-
:I:~PPS 
CLK 
I 
l 
l }--
B 
.. 
v r ~c r--r:-F = 
~l 
1 
p-----l D 
1 
!'---1 " 
11---1 " 
I 
L...........jn 
1 
1 c 
I 
Q~J-r QI • 
r--l>c 
=r-.. 
Q QI • 
QI " 
I 
Qrl----+-----------------------~ 
f<'D 
Q Q 
.D- I 
V 
Ji'"OI"l.D 
r--
"I----
I 
EXILINX 
CHART III DSM 
Copyr~gh~ (C) un~vero~ty of C~=t~rbury 
+ Tr~=~Po~er NZ Ltd 
CQ:ntro~~fW:r 
C3 
(;3 
V 3. ~ J_6 Aug 94 
I rile, DRAWN EY: Volker K-u...~::l:ma= 
I 1 
~ 
I~ 
~ 
t"rl 
6 
t:'"" 
,;.:: 
t"l 
...., 
::r: 
t"rl 
:g 
52 
V'l g 
t;;J 
~ 
:::J 
Ii 
tI 
~ 
C') 
t;::; 
~ 
Vj 
1 
~ D(O,lS] I QO QO 
Ql Ql 
Q2 Q2 
Q3 Q3 
Q4 Q4 
Q5 QS 1 
Q6 Q6 
Q7 Q7 
-
C 
H I -
-
~ 
QO QO 
Ql Ql 
Q2 Q2 
Q3 Q3 
Q4 Q4 
QS QS 
Q6 Q6 
Q7 Q7 
>--- C 
-
QO QO 
H I 1m Ql Ql 
Q2 Q2 
Q3 Q3 
Q4 Q4 
QS QS 
Q6 Q6 
Q7 Q7 
>--- C 
-
~ 
QO QO 
Ql Ql 
Q2 Q2 
Q3 Q3 
H I 1 I:: Q4 Q4 QS QS l:>H Q6 l:>6 Q6 
Q7 Q7 
>--- c 
I 
TS 
I 
T(O:?] 
,--_____ -----lQ-U:'BB 
I I I X[8,lS] IA[0'7] 
C[O,?] I T[8:lS] 
B[O,?) y[o:?) 
J;:;;., 
E.,8 
v I I I I X[H 23] I XlS A [O,7] 
C[a:l5] I T[l6,23] 
B[0:7J Y[O:7] 
+ I ~:;",8~ 
NOR2 A/E-
X[24:3l] 
• I I I IA[0'7] 
C[16:23] T[24,3l] 
13(0:7] yeo:?] 
I:XILINX 
CHART III DSM 
Copyright (el U=i~croity C.anterbury 
+ Tra=oPo~er NZ Ltd 
T[ 0: 3:1.] 
-
V l.6 30 Mar 96 
00 00 
I 
00 00 File: 
r-
r-
N 
N 
c.o 
230 
APPEN
D
LY E. 
TH
E
 FPG
A SC
H
EM
A TIC
 D
IAG
RAM
S 
~
~
~
~
~
~
~
~
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
~
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
x ~ 
.
.
.
.J 
X 
W
 
J C 
E 
u
 
~ ~1 Q H H H " 
~ :I: () 
231 
H
 
C, 
"
 ~ 
,1,1 
~ ~ 
~ ~ 
,0 
0
0
 
~ ~ 
i ~ 
I 
j 
O
rl(' 
.
."
,,,,,,.0 
0
,<
"
,,, 
O
D
D
 
0
0
0
0
0
 
[) 0 0 CO 0 
0
0
0
0
 
0
1
0
0
 
8 
0
0
 
0
0
 
~ J:" 
"
 :-. 
!':lO
rlO
rl 
U
C
O
f,f, 
U
r
in
r
lr
l 
C 
f,IH
I,,[-< 
63 
c
, 
0
0
 
e
o
 
0
0
 
0
0
 
~ 
! 
~ I 
i 
C 
~ 
i!:::-c
 
.
.
.
.
 
1!1"rlc,r, 
~.: 
,0 
.
,
.
"
'
 
C
"I'-":;[,-
~
o
o
a
-
,
"
 
U
Q
Q
f<[-< 
~IHI[-<f< 
U
Q
Q
"f-
,
 
,
 
,
 
A B 
" 
~ HX393 CLK KB OA 
V 
eLR OB 
OC 
-
OD 
I L HX393 
~KB QA 
eLR OB 
OC 
OD 
2 1 L HX393 
)CKB QA 
eLR OB 
OC 
OD 
-
G_ 
3 ~ DE 
V 
vee vec 
.. .. 
DFF DFF 
-
I---- D 0 D 0 
-
CE 
-
CE 
CAPT C C 
= RD 
4 I 
AND2El 
L----( r-'" 
A I B 
I C 
HX374 
D" 01 
D2 0 2 
D3 03 
D4 04 
D5 05 
II 
D6 06 
D7 07 
II D8 0 8 DEB 
- )CK 
HX374 
D" 01 
D2 02 
D3 03 
D4 04 
-
D5 05 r-
-
D6 06 r-
-
D7 07 r-
-
D8 0 8 r-
DEB 
I--- )CK 
I C 
D 
00 
01 
02 
03 
04 
05 
Q6 
07 
Q[O,11] 
08 
09 
010 
011 
I:XILINX 
CHART III - DSM 
Copyr:i..ght (el Un:i..versity of C~=terbury 
+ Tra=~Po~er NZ Ltd 
Counter/Capture 12b:i..t V ~_3 ~4 Oct 94 
C3 Ol 03 00 02 XX PI 00 I Fo.le, CCAPTJ...2 
C3 Ol 04 00 02 XX: PT 00 
DR..1l.WN BY: Volker Kuhlmann 
I D 
1 
-
2 
-
3 
4 
N 
W 
N 
~ ~ 
tI 
S< 
~ 
~ ~ 
il 
~ 
V'l 
n 
~ ~ 
'-l n 
tI 
t;.:< 
~ 
'0> 
"'" V'l 
f-----
f-----
f-----
I 
Stage 0 
E 
I I d'PE 
QO,-~~~ ____ ___ 
Q",-~~~-------
2 - ~ ____ ___ 
Q3,-~~~ ____ ___ 
~ I ICE~ TC'l 
E StagoJ... QO,-~~~ ______ • 
.--------1 DO 
.------------t-I t==d :: 
CEP 
MR 
Stag.,.,· 3 
Q0r--=~~------­
Q"r-~~~~--~. 
Q2r--=~~-------
Q3,-~~~~ __ ~. 
74-3..6:1. 
,------
St .... ge 4 
t--- QO CTRl6 
" I I d'PE Q",-~~~------- " I I I I d'PE QJ.. CTRJ..7 Q2,-~~~ ______ • 
Q3,-~~~ ____ ___ 
Q2 CTRJ..8 
Q3 CTRJ..9 
~ I ICE~ TC'l 
Stage 2 ~DD Stage 5 
:== 
QO CTRCI ~D3 QD CTRZO 
I I I d PE QJ.. CTR9 QJ.. CTR2J.. 
Q2 CTRJ..O 02 C'I'R22 
Q3 CTR:l.l Q3 CTR23 
MR MR y y 
eND eND 
:CLR2 ~ 
l 
I 
1 
CTR(O :23] 
lOOOOOO(hex) - :1.0 000 000 (dec) 
= 6769BO(hex) 
The loW"cnt dig:Lt 
pre-load 'Value 
E or P (t:Lming reaoons) _ 
I:XILINX 
CHART III DSM 
Copyright (el u:niv-ersity Ca:nterbury 
24b:it / :1.0000000 V ~. 5 2 ~ Jun 94 
File, 
I 
f-
f-
N 
W 
W 
T QO 
r--- D1 Q1 D2 Q2 l ~ D3 Q3 CD3 
FL[4,~5J eND 
-
PL4 Q4 
Q5 
Q6 
H I PL7 1 07 Q7 
-
QO 
Q1 
Q2 
Q3 
r- Q4 
Q5 CD13 
Q6 CD14 
Q7 
IJ I t==iCCE 
f----
l 
I CO[O,lS] 
QO 
Q1 
Q2 
Q3 
Q4 
Q5 
::E 
TC I 
QO 
Q1 
Q2 
Q3 
Q4 
Q5 CO~3 
Q6 C014 
Q7 e01S 
I 
TC ha~ glitche~. 
no gl~tche~, but i~ 
1 clock behind_ 
TC __ 
Q 
l:XILINX 
CHART III DSM 
Copyright (C) Uni~eroity of Canterbury 
+ TranoPower NZ Ltd 
Counter/regi~ter 16bit 
CO 
co 
I 
v ~.~ 06 Mar 96 
File, 
f----
f----
N 
W 
~ 
~ ~ tj 
~ 
t'1 
::;J 
hi 
::g 
§2 
t.n g 
~ 
:2 
t::l 
n 
~ 
~ 
"" t.n 
A I B I 
D [0: 7] 
R08 
HXS:1.B 
DO DO 00 AO 
D" D" 0" EO 
" D2 D2 02 A" 
D3 
II 
D3 03 B" 
D4 A2 D4 04 
DS DS OS B2 
D6 D6 06 - A3 
D7 D7 07 
-
B3 A"B 
-
DeLK C A4 
B4 
AS 
sS 
A6 
s6 
A7 
2 HX393 B7 PWMCLK KB OA 
GE 
~ CLR OS 
QC 
OD I eND 
- l HX393 
I>"=K:8 QA 
~ CLR Os 
OC 
~ OD 
V 
3 eND 
-
4 
A I s I 
C 
PD 
D 
0 
-;<0 
C 
I D 
VCC 
FDRD 
D 
0 OUT 
-;<0 
RO 
I 
I:XILINX 
CHART III - DSM 
Copyr.i.ght (C' Un.i.~ero.i.cy of Cancerbury 
+ TranoPower NZ Lcd 
FWM 8bit V ~.O 2~ Jun 93 
C3 0] 0:; 00 02 XX PI 00 I FDe, PWM8 
C3 0.1 0-1 00 02 XX PI 00 DRAWN BY, Volker Kuh:1.:rn<'lnn 
I D 
" 
I--
2 
I--
3 
4 
N 
W 
Ul 
I I I~ 
.A [0 07] 
[ 
Al 
=c 
ANDO 
G-
AND2 
H 
G-
I 1 
AND2 
n ,1111 
-LJ- D 
~ 
y (0 ~ 7] 
AND2 
II ~2 , IIII ~ OR2 
B[0:7] 
H ~ • Bl I ~ 
.AND2B~ 
D-
.A:ND2Bl 
n 1111, D I I I I~ 
,.J ) 'III I I 
~ 
I~ 
~ 
! A H 'II I AND2Bl M 
~ 
A/B-
.A:ND2B~ 
~ 
LXILINX 
no 
::g 
§2 
V') 
CHART III - D 
@ 
Copyright (C) • 8M 
t;J 
'" 
~=~::::!:y of Cu=terbury 
~
'W"er NZ Ltd 
~ 
00 0 _ V :1. - 4 :1. 6 Jun 94 
n 
00 7. xx PI 00 ! F:i..le-
t.J 
02 XX PI 00 - MUX8 
~ 
DRAWN BY: Volker Kuhlmu== ~ 
"" V') 
A I E e 
A[O:7] N.. AD YO 
TBUF' 
l Al N- n 
TEUF 
A2 N- Y2 
TEUF 
A3 N Y3 
TEUF 
-
A4 N Y4 
TEUF 
AS K YS 
TEUF 
A6 N Y6 
2 TEUF 
A7 N.. Y7 
TEUI" 
:8[0,7J 
EO N-
- TBUF 
E' N-
TEUF 
B2 N.. 
TEUF 
B3 N-
3 
TEUF 
E4 N-
TEUF 
ES N 
TEUF 
-
E6 N.. 
TEUI" 
E7 N-
TEUI" 
J::::". 
1 v 4 A/E 
A E e 
I D 
Y[Q,7] 
I:XILINX 
CHART III - DSM 
Copyri.ght (el Uni.~erDi.ty of Canterbury 
+ Tran~Power NZ Ltd 
MUX 8 X 2-TO-l V ~ _4T ~6 Jun 94 
C3 01- 03 00 0;::: xx PI 00 I FH~, MUXST 
C3 O~ O"l 00 02 xx Pc 00 DRAWN BY: Volker K-uhlIT\ann 
I D 
l 
I--
2 
-
3 
4 
N 
W 
'-l 
I 
D[ 0,15] 
D~ 
f-
~ 
v 
f- DH 
f-
I 
I 
Q~ 
Q2 Ql 
Q3 ·02 
Q4 Q3 
Q5 04 
Q6 05 
Q7 06 
QS Q7 
~ 
L---c 
Q" 
Q2 C 
Q3 Q 
Q4 O· 
Q5r-----------~ 
Q6r-------------~ 
07 QJ..4 
QS Q ~ 
1 
I 
Q[Q,l5J 
I:XILINX 
CHART III 
Copyright (el Uni~eroity 
Register J..6bie 
03 
0" 
J 
1 
DSM 
Canterbury 
V 1_2 16 Ju= 94 
Volker Kuhl=an= 
r-
N 
W 
00 
~ hj 
?§ 
t:' ~ 
M 
'-i ~ 
~ 
~ 
Vl 
@ 
S! 
5: 
'-l 
'"-'i 
n 
tJ 
t:c ~ 
~ Vl 
I R 
r231 
• DO D:l Q:l 
r" Q2 
<:>" Q3 
0> 04 
04 Q5 
05 06 
• D6 07 D7 Q8 
bcK 
I I 
:Ol.l D4 04 
Dl.~ 0" 
Dl3 06 Q6 
H OU 07 Q7 
08 
0:1.7 Q:::1 
DlU Q3 
D:19 Q4 
I- 05 
D6 06 
D7 07 
:023 
~ 
v 
A I 
I c 
Qro 15] 
...£0 
Ql 
02 
03 
Q4 
Q5 
--II 
06 • 07 
Q(J_6,23] 
0:1<& 
01.? 
Q1.S 
Q19 
Q20 
0:21. 
022 
033 
I 
I:XILINX 
CHART III DSM 
COl"yr_'-ght_ eel U=:i...,erc:ity Canterbury 
1""-'<;1 l '-'~ ... r V 1_2 16 Jun 94 
C:) C, 1 File, REG:=;4 
I 
I-
l-
N 
W 
CD 
240 APPENDIX EIRE FPGA SCHEMATIC DIAGRAMS 
appendix F 
FPGA Configuration of the DSM 
A configuration for a XILINX FPGA can be dmvnloaded by the development system with the FPGA 
being in slave serial mode (for other modes refer to table 7.4). Connection to the target system 
is made through a DlP-8 socket which has the same pinout as a serial PROM used for storing 
configuration data. If a jumper is provided to switch from slave serial mode to master serial 
mode, a PROM can be inserted into the socket for mass-production. This approach was chosen for 
the DSM, the two jumpers concerned are J5 and J6. 
To reduce the munber of devices which have to be programmed, both FPGAs can be configured in 
a daisy-chain. Three lines are required for serial configuration. Three jumpers, J7 -J9, connect the 
three lines of each of the two FPGAs for daisy-chain operation. It is also possible to configure both 
daisy-chained FPGAs in slave serial mode by the DSP, eliminating the need for PROMs completely. 
This reduces handling costs (programming, etc.) for the PROMs, and allows faster updates. A 
multiplexer (U28) is provided for switching the 3 lines required for configuring the SRM FPGA 
between PROM and DSP. The state of the multiplexer is software-controlled. 
The development system does not seem to support the generation of a configuration pattern 
suitable for daisy-chain loading. However, there is enough documentation to do this manually, the 
procedure is described below. 
For merging the configuration patterns of the two FPGAs manually, it is best to output them in the 
format called "rawbits" by the development system. Files ,\-1th the rawbits format can be viewed 
and edited using any text editor, every bit is stored as text "0" or "1" (hex Ox30 and Ox31). Lines not 
starting ',\-1th either one of these characters are ignored. Information about how the configuration 
pattern is composed can be found in [231]. chapter 6. 
The configuration bit pattern starts ',\-1th 11111111, and 0010. Following this is a length count, LC. 
It was not exactly clear how this 24-bit length count should be calculated, but one method states 
LC = 40 + (140 x 329) + 4 + (108 x 285) + 4 = 76888 
The LC is represented as a 24-bit binary number, and is followed by H11. The 40 bits described 
so far make up the header. 
The number of bits for the XC3164 configuration is 140 x 329, followed by 1111. The XC3142A 
has 108 x 285 bits, followed by 1111. 
The bit stream is completed with a number of pad bits, which all have to be "1". It was observed 
that the FPGAs do not start to operate before receiving a number of pad bits. The exact number 
could not be determined, but having a few more than necessary has no negative effects. In this 
case 4 were sufficient. 
The structure of the combined rawbits data is reproduced below: 
241 
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;new header for daisy chain: 
11111111 
0010 
; LC = 40 + C140*329) + 4 + CI08*285) + 4 
000000010010110001011000 
1111 
;data for 3164 (140*329 bits): 
APPENDlX F. l;PGA CONFlGURATlON OF THE DS!v[ 
76888 
00110111111111111111111111111111111111111111111111111111111111111 .. . 
01111110111011101111111011111110111101101111111011101110111101101 .. . 
01111111111111111111111111111111111111111111111111111111111111111 ... 
;tail bits: 
1111 
;data bits for 3142A (108*285 bits): 
0011111111111111111111111111111111111111111111111111101111111101 .. . 
0111011011111110111111101111111011101110110011101100111101100111 .. . 
0111111111111111111111111111111111111111111111111111111111111111 ... 
; tail bits: 
1111 
;pad bits: 
1111 
A C program converts the bits of the combined configuration patterns into an initialised C variable, 
wbich can then be used with a C compiler and the DSM firmware: 
#include <stdio.h> 
#include <string.h> 
#ifdef BORLAND ..... C 
#include <process.h> 
#endif 
void mainCint argc, char "argv[]) 
{ 
FILE *infile; 
char buffer[256] , *temp; 
int len; 
unsigned long numwords, numbits; 
unsigned long data, ptrbit; 
if (argc! 2) 
{ 
fprintf (stderr, "Requires input file name.\n\n"); 
_exitCl); 
} 
infile fopen (argv[1], "rt"); 
if Cinfile NULL) 
{ 
perror (argv[l]); 
~exit (1); 
} 
data OL; 
ptrbit lL; 
numwords 0; 
numbits 0; 
printf ("/* File: %s */\n", argv[1]); 
printf ("unsigned long Xconfig[] = {\n"); 
while (fgets (buffer, 256, infile) != NULL) 
{ 
if (buffer[O]! '0' && buffer[O] != '1') continue; 
} 
len = strlen(buffer)-l; 
buffer[lenJ 0; 
for (temp buffer;; temp++) 
{ 
if (*temp 
if (*temp 
numbits++; 
ptrbit 
if (ptrbit 
{ 
l' ,
0) break; 
'1') data 1= ptrbitj 
0) 
ptrbit 1L; 
printf ("Ox%08lx,\n", data)j 
numwords++j 
data OL; 
} 
} I;, end for */ 
} /* end while */ 
printf ("Ox%08lx};\n" ,data); 
numwords++; 
printf ("unsigned long Xconfig_size_words = %lu;\n", numwords); 
printf ("unsigned long Xconfig_size_bits = %lu;\n", numbits); 
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Timing Diagrams of the Samplillg 
Clock 
G 
These two timing diagrams show the details of the DSM'S FPGA logic after the changes described 
in chapter 8. 
245 
ISOMHZ 
SMP2 
CPPS 
SMPEN 
HOLDSMP 
PL 
Tel 
EURSTEN 
EURSTGO 
EURSTON 
EURSTDIS-
SE3 
SE4 
ISAMPLES 
o 
l 
o 
l 
o 
o 
o 
l 
l 
l 
l 
l 
l 
o 
8601 1000 2000 3000 4000 5000 6000 7000 8000 9000 10000 
Timing diagram for burst sampling mode. SMP2 is the internal sampling clock, which is gated onto 
the TSB (time stamping bus) by SE4. CPPS is a once-per-second pulse which is generated out of 
lpps and an internal 1 s clock combined. To enable sampling, SMPEN must be 1 and HOLDSMP O. 
For burst sampling, BURSTEN must be 1. 1SAMPLES is the signal appearing on the TSB. 
It can be seen that at the beginning of each second (CPPS), a burst of 16 samples is generated 
(I SAMPLES). 
N 
""" O"l 
~ ~ 
S2 ~ 
~ 
:::J ~ ~ (l 
~ 
~ 
~ 
~ 
~ I"r1 
~ ~ 
~ (l 
p 
o Q 
I50MHZ 
SMP2 
CPPS 
SMPEN 
HOLDSMP 
PL 
Tel 
PACKETEN 
PACKETON 
PACKET 
SE3 
SE4 
ISAMPLES 
o 
l 
o 
l 
o 
o 
o 
l 
l 
l 
l 
l 
o 
8601 1000 3000 5000 7000 
Timing diagram for packet sampling mode. SMP2 is the internal sampling clock, which is gated 
onto the TSB (time stamping bus) by SE4. CPPS is a once-per-second pulse which is generated out 
of lpps and an internal 1 s clock combined. To enable sampling, SMPEN must be 1 and HOLDSMP 
O. For packet sampling, PACKETEN must be 1. ISAMPLES is the signal appearing on the TSB. 
It can be seen that at the beginning of the second (CPPS) following HOLDSMP being set to 1, 
sampling continues (ISAMPLES) until the current packet has been completed. The packet size is 
16 samples, and 3 packets are completed (there are 48 samples total). 
19000 
N 
""'" '-I 
248 APPENDLY G. TIMING DIAGRAMS OF THE SAlYIPLING CLOCK 
appendix H 
Photographs 
H.I CHART System 
Photo 2: The DSM board in the test rack, with attached test equipment. 
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Photo 3: The DSM board in the test rack. In the upper right corner is the space for the FlO 
devices. The serial test cable is the one with the DB9 connection approx. in the middle of 
the front panel. Below the test cable connector is the PARIO test adaptor with 4 rEDs in a 
DB25 case, behind 2 other leads. The mains reference connector and the front panel LED 
are at the bottom of the front panel. The MIX address decoder GAL (DIP24-300 case) at the 
bottom of the PCB is replaced with a resistor network. The reset switch is connected to 
this network as well. 
H.l. CHART SYSTEM 
Photo 4: The DCM which contains ADC and FlO converter, with and without case. 
Photo 5: The RDCM in a ruggedised, weatherproof case. Batteries are located in the bottom 
of the case. 
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Photo 6: The DAPM board, with 3 FlO cables attached 
Photo 7: A complete CHART unit. The CADU is on the left, the RDCMS are in the foreground, 
and the PPU is standing on the table behind. The GPS receiver is visible on top of the PPU. 
H.l. CHART SYSTEM 
Photo 8: A (ADD work screen, showing the measured mains frequency, system time, and 
voltages and currents of a 3-phase system in the time and frequency domain. 
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Photo 9: This laptop computer can be used as CADU. The display shows the measured 
mains frequency and the system time, as given by the DSM. 
H.2. RIPPLE INJECTION FIELD TESTS 
H.2 Ripple Injection Field Tests 
For a discussion of the ripple injection field tests refer to section 9.1. 
Photo 10: CHART set up at the Papanui substation. The 6 boxes on the left are the RDCMS, 
the PPU is standing on the table. The laptop on top of the PPU is used by the operator to 
control PPU functions. 
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Photo 11: CHART set up at the Pages substation. The RDCMS are in a line along the wall, 
the Ppu sits on the table, with the laptop on top. The GPS receiver is the black box in the 
lower right corner of the photo. 
Photo 12: An RDCM connected to the substation circuitry. The 3 current clips are clearly 
visible. Papanui substation. 
H.2. RIPPLE INJECTION FIELD TESTS 
Photo 13: The ripple injection equipment at Papanui substation. All 3 ripple injectors 
in Christchurch are of the same type. This shows the converter, inverter and the control 
circuitry. 
Photo 14: The ripple injection equipment at Papanui substation. This shows the 50 Hz and 
250Hz inductors and capacitors. 
257 
258 APPENDLY H. PHOTOGRAPHS 
References 
[1] H. Abdel-Ghaffar. Analysis of synchronization algorithms with time-out control over net-
works v'lith exponentially symmetric delays. IEEE Transactions on Communications, 50(10): 
2002. ISSN 0090-6778. 
[2] K. Abdel-Rahman. 1.. Mill, A Phadke, ]. D. 1.. Ree. and Y. Liu. Internet based wide area infor-
mation sharing and its roles in power system state estimation. In IEEE Power Engineering 
Society Winter Meeting, volume 2, pages 470-475, 2001. 
[3] Acoustics research group. URi http://www.elec.canterbury.ac . 
oustics/. Linux driver for PLX PCI9054 available on request; con-
tact Michael Hayes m. hayes@elec. canterbury. ac. nz, University of Canterbury, 
Electrical Christchurch, New Zealand. 
[4] Advanced IYficro Devices, Inc., 901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088-
3453, USA Am79681A7969 TAXI chip Data Sheet and Technical Manual. 1992. BAN-14.5M-
9/92-0, 17240A 
[5] M. Aida, T. Sato, and C. Mild. Dissemination of time signal and standard frequency. dissem-
ination by means of tv signals, LORAN-C and GPS. joumal of the Communications Research 
Laboratory, 39(1):161-167, Mar. 1992. ISSN 0914-9260. 
[6] M. Ando. Fault Location Techniques for IIVDC Lines: Analysis, Development, Simulation and 
Field-Data Evaluation. PhD thesis, Washington State University, 1984. 
[7] M. Ando, E. O. Schweitzer, and R. A Balcer. Development of field data evaluation of single-
end fault locator for two-terminal HYDC transmission lines. IEEE Transactions, PAS-104(12): 
3524-35 1985. 
[8] M. Ando, E. O. Schweitzer, and R. A. Baker. Fault location techniques for high-voltage DC 
lines. Final Report EPR! Report No. EL-4331, Washington State University, Dec. 1985. Re-
search Project 2150-1. 
[9] AT&T Microelectronics, Solid State Technology Center, 9999 Hamilton Blvd., Breinigsville, 
PA 18031-9359, USA ODL50 Series II Lightwave Data Link, Jan. 1994. Document DS93-
120LWP. 
[10] AT&T Microelectronics, Solid State Technology Center, 9999 Hamilton Blvd., Breinigsville, 
PA 18031-9359, USA ODL70 Series II Lightwave Data Link, Jan. 1994. Document DS93-
121LWP. 
[11] J. Axford. CHART Technical Reference. University of Canterbury, Christchurch, New Zealand, 
Oct 1994. Version 1.00. 
[12] ]. Axford. CHART User Manual. University of Canterbury, Christchurch, New Zealand, Oct. 
1994. Version 1.00. 
[13] S. Baird, J. Coughlan, R. Halsall, J. Hartley, W. Haynes, and T. Parthipan. A PMC based 
ADC card for CMS tracker readout. 1999? URi http://lebwshop . home. cern. chi 
lebwshop/LEB99_Book/DAQ/coughlan. pdf. 
259 
260 REFERENCES 
[14] F. Basegmez. Extending a scientific application with scripting capabilities. IEEE Computing 
in Science and Engineering, 4(6):52-59, 2002. ISSN 1521-9615. [see also lEEE Computational 
Science and Engineering]. 
[15] A. Batista, A. Combo, J Sousa, and C. Varandas. A distributed, hardware reconfigurable 
and packet switched real-time control and data acquisition system. Fusion Engineering and 
Design, 60(3):443-448,2002. ISSN 0920-3796. 
[16] D. M. Beazley and P. S. Lomdahl. Extensible message passing application development and 
debugging with Python. In Proceedings of the 11th International Parallel Processing Sympo-
sium, pages 650-655, 1997. 
[17] c. Beetham and J-B. Ribes. GPS precision timing at CERN. In Proceedings of the Particle 
Accelerator Conference, volume 2, pages 765-767, 1999. 
[18] K. M. Borkowsld. The Persian calendar for 3000 years. Earth, Moon, and Planets: an Interna-
tionalJournal of Comparative Planetology, 74(3):223-230, 1997. ISSN 0167-9295. 
[19] R. N. Bracewell. The Fourier Transform & Its Applications. McGraw-Hill, 2nd edition, 1978. 
ISBN 0-07-007013-X. 
[20] R. N. Bracewell. The Fourier Transform & Its Applications. McGraw-Hill, 3rd edition, June 
1999. ISBN 0-07-303938-1. 
[21] S. M. Brahma and A. A. Girgis. Fault location on a transmission line using synchronized volt-
age measurements. IEEE Transactions on Power Delivery, 2004. ISSN 0885-8977. Accepted 
for future publication. 
[22] S. Bronson. VPN PPP-SSH Mini-HOWTO. Linux Documentation Project, 29 July 2001. Version 
1.00. 
[23] M. Caporaloni and R. Ambrosini. Time synchronization measurements with a combination 
of a GPS receiver and the internet. European Journal of Physics, 22(4):351-359, July 2001. 
ISSN 0143-0807. URL http://stacks .iop. org/0143-0807 /22/351. 
[24] A. B. Carlson. Communication Systems: An Introduction to Signals and Noise in Electrical 
Communication. McGraw-Hill, New York, 3rd edition, 1986. ISBN 0-07-100560-9. 
[25] S. Chen. Analysis of HVDC Convertor Transformer Core Saturation Instability, and Design of a 
Data Acquisition System for its Assessment. PhD thesis, Electrical and Electronic Engineering, 
University of Canterbury, Christchurch, New Zealand, Jan. 1996. 
[26] S. Chen. A quantitative analysis of the data acquisition requirements for measuring power 
quality phenomena. IEEE Transactions on Power Delivery, 18(4):1575-1577, Oct. 2003. ISSN 
0885-8977. 
[27] S. Chen. Open design of networked power quality monitoring systems. IEEE Transactions on 
Instrumentation and Measurement, 53(2):597-601, 2004. ISSN 0018-9456. 
[28] S. Chen and M. B. Dewe. System and hardware considerations of a flexible multi-channel 
real time data acquisition system for power quality assessment. In Proceedings of the 7th 
International Conference on Harmonics and Quality of Power (ICHQP) [179], pages 189-195. 
ISBN none. 
[29] S. Chen and M. B. Dewe. Virtual operating system design in a flexible multi-channel real time 
data acquisition system for power quality assessment. In Proceedings of the 7th Interna-
tional Conference on Harmonics and Quality of Power (ICHQP) [179], pages 182-188. ISBN 
none. 
[30] S. Chen and A. J V. Miller. RDCM Hardware Functional Requirement Specification. University 
of Canterbury, Christchurch, New Zealand, 1.00a edition, Nov. 1994. 
REFERENCES 261 
[311 S. Chen and X. L. Wang. Embracing advance information technology in power quality mon-
itoring. In IEEE Power Engineering Society Winter Meeting, volume 2, pages 1466-1471. The 
Institute of Electrical and Electronics Engineers, Inc., 27-31 Jan. 2002. 
[32] S. Chen, C. L. Zhang, and Y. Z. Liu. A multi-channel monitoring system for system-wide 
power quality measurements. In Proceedings of the International Conference on Power Sys-
tem Technology (PowerCon 2000), volume 2, pages 953-958, 4-7 Dec. 2000. 
[33] A. Ciuffoletti. Sharing a common time reference in a heterogeneous distributed system. In 
Proceedings of the Seventh Euromicro Workshop on Parallel and Distributed Processing (PDP 
'99), pages 359-366, 1999. 
[34] Commodore Amiga, lnc. Amiga SOO/2000 Technical Reference Manual. 
[35] Cypress Semiconductor, 3901 North First St, San Jose, CA 95134, USA. High Performance 
Data Book, 1 Aug. 1993. 
[36] W. Dalmau. Critical remarks on the use of medieval eclipse records for the determination 
of long-term changes in the earth's rotation. Surveys in Geophysics, 18(2-3):213-223, 1997. 
ISSN 0169-3298. Review. 
[37] P. Daly, N. Koshelyaevsky, W. Lewandowski, G. Petit, and C. Thomas. Comparison of 
GLONASS and GPS time transfers. Metroiogia, 30(2):89-94, May 1993. ISSN 0026-1394. 
[38] 1'. Dawson. LinuxNET-3-HOWTO. LinuxDocumentation Project, 29 March 1997. Version 1.1. 
[39] M. B. Dewe, S. Sankar, and J. Arrillaga. The application of satellite time references to HYDC 
fault location. IEEE Transactions on Power Delivery, 8(3):1295-1302, 1993. ISSN 0885-8977. 
[40] DIN 40050-9: Stra/3enfahrzeuge; IP-Schutzarten; Schutz gegen Fremdk6rper, Wasser und 
Beriihren; ElektrischeAusriistung. Deutsches lnstitut fUr Normung e.V., 1993. Ausgabe:1993-
05. 
[41] Z.-P. Du. Harmonic state estimation of power systems. Master's thesis, Electrical and Elec-
tronic Engineering, University of Canterbury, Christchurch, New Zealand, 1994. xx+140 pp. 
[42] B. Fardanesh, S. Zelingher, A. S. Meliopoulos, G. Cokkinides, and J. Ingleson. Multifunctional 
synchronized measurement network. IEEE Computer Applications in Power, 11(1):26-30, 
1998. ISSN 0895-0156. 
[43] URL http://www . fftw. org/. FF1W (Fastest Fourier Transform in the West) is a C 
subroutine library for computing the discrete Fourier transform (DFT) in one or more di-
menSions, of arbitrary size, and of both real and complex data. 
[44] M. Frigo and S. G. Johnson. FFTW: An adaptive software architecture for the FFT. In Acoustics, 
Speech, and Signal Processing, ICASSP 1998. Proceedings of the International Conference on, 
volume 3, pages 1381--1384, 12-15 May 1998. 
[45] M. Frigo and S. G. Johnson. The design and implementation of FFTW3. Proceedings of the 
IEEE, 93(2):216-231, 2005. ISSN 0018-9219. 
[46] H. Fruehauf, editor. Precision Time & Frequency Handbook. Ball Corporation, Efratom Time 
& Frequency Products, ninth edition, 1993. 3 Parker, Irvine, CA 92718-1605, USA; (714) 770-
5000, fax (714) 770-2463; FichtenstraE.e 25, 85649 Hofolding, Germany; 8104/9040, 
fax 8104/9918. 
[47] Gee, the GNU compiler collection. URL http://gcc . gnu. org/. 
[48] E. Gershon, N. Mammen, and S. Sidman. Driving NTSC Monitors Over Fiber-Optic Links Us-
ing the TAXI chip Set. Advanced Micro Devices, Inc., 901 Thompson Place, P.O. Box 3453, 
Sunnyvale, CA 94088, USA, Mar. 1990. 14299A/0-3/90. 
[49] B. Guinot. Scales of time. Metrologia, 31(6):431-440,1995. ISSN 0026-1394. 
262 REFERENCES 
[50] W. A. Halang and M. Wannemacher. High accuracy concurrent event processing in hard 
real-time systems. Real-Time Systems, 12(1):77-94, 1997. 1SS/\ 0922-6443. 
[51] R. Hart. Linux PPP-HOWTO. Linux Documentation Project, 26 August 1996. Version 2.2. 
[52] M. P. Hayes. A real-time beam steering system for KiwiSAS-IV. In Proceedings of Electron-
ics New Zealand Conference (ENZCON2003), pages 27-32. Hamilton, New Zealand, Sept. 
2003. URL http://www.elec.canterbury.ac.nz/research/acoustics/ 
papers/200 s_enzcoll-2003a.pdf. 
[53] ARIv1 and Hellosoft demonstrate low cost VoIP phone on single DSP-enhanced ARM core, 
22 Apr. 2003. URL http://www.hellosoft.com/news/press/pressll.htm. 
Press release. Also reported by http://www.arm.com/news/332 .html and http: 
//www.linuxdevices.com/news/NS9811S44680.html. 
[54] P. Hetzel. The low-frequency transmitter DCF77 at 77.5 khz: On 40 years of times signals 
and standard frequencies, 25 years of coded time information. PTB-Mitteilungen, 109(1): 
11-18, 1999. ISSN 0030-834X. 
[55] P. Hetzel, T. Polewka, A. Saring, and R. Metzger. Time from European time keeping laborato-
ries via telephone modem. In Tenth European Frequency and Time Forum (ETIF 96), pages 
540-547, 1996. (lEE Conf. Publ. 418). 
[56] K. Horiai. Accuracy of time comparison derived from reception of LORAN-C and global 
positioning system time signals. Radio Science, 27(5):545-551, Sept.-Oct. 1992. ISSN 0048-
6604. 
[57] S. G. Hunt. The of a domestic energy management system using a distributed control 
network. Master's thesis, Electrical and Electronic Engineering, University of Canterbury, 
Christchurch, New Zealand, July 1995. 
[58] IEC 605 29: Degrees of Protection Provided by Enclosures (IP Code). International £lectrotech-
nical Commission, 27 Feb. 200l. URL http://www.iec.ch/. Standard, consol. ed. 2.l. 
[59] IEC61000-3-2: Electromagnetic Compatibility (EMC). Part 3-2: Limits. Limits for Hannonic 
Current Emissions (Equipment Input Current :::;,16 A per Phase). International Electrotechnical 
Commission, 10 Nov. 2004. URL http://www.iec.ch/. Standard, con sol. ed. 2.2. 
[60] IECjTR 61000-3-7: Electromagnetic Compatibility (EMC). Part 3: Limits. Section 7: Assessment 
of Emission Limits for Fluctuating Loads in.MV and HV Power Systems-Basic EMC Publication. 
International Electrotechnical Commission, 06 Nov. 1996. URL http://www.iec.ch/. 
Standard. 
[611 lEC 61000-4-30: Electromagnetic Compatibility (ElvIC). Part 4-30: Testing and Measurement 
Techniques-Power Quality Measurement Methods. International Electrotechnical Commis-
sion, 11 Feb. 2003. URL http://www.iec.ch/. Standard, ed. l.0. 
[62] IEC61000-4-7: Electromagnetic Compatibility (EMC). Part 4-7: Testing and Measurement 
Techniques. General Guide on Hannonics and Interhannonics Measurements and Instru-
mentation, for Power Supply Systems and Equipment Connected Thereto. International £lec-
trotechnical COmmission, 8 Aug. 2002. URL http://www.iec.ch/. Standard, ed. 2.0. 
[63] IECjTR61850-1: Communication Networks and Systems in Substations. Part .1: Introduction 
and Overview. International £lectrotechnical Commission, 28 Apr. 2003. URL http: / / 
www.iec.ch/. Standard. 
[64] IEC 61850-5: Communication Networks and Systems in Substations. Part 5: Communication 
Requirements for Functions and Device Models. International Electrotechnical Commission, 
24 July 2003. URL : / /www.iec.ch/. Standard, ed. l.0. 
REFERENCES 263 
[65] IEEE Standard for a Versatile Backplane Bus: vMEbus. The Institute of Electrical and Elec-
tronics Inc., New York, USA, 1987. ISBN 0-471-61601-X. viii.+223 pp. ANSI/IEEE 
Standard 1014-1987. 
[66] IEEE Standard for VlvIEBus Extensions for Instrumentation: VX1Bus. The Institute of Electrical 
and Electronics Engineers, Inc., New York, USA, 1993. ISBN 1-55937-260-5. vi+199 pp. IEEE 
Standard 1155-1992. 
[67] IEEE Recommended Practice for Monitoring Electric Power Quality. The Institute of Electrical 
and Electronics Engineers, Inc., New York, USA, 1995. ISBN 1-55937-549-3. vi+70 pp. IEEE 
Standard 1159-1995. 
[68] IEEE standard for a high-performance synchronous 32-bit bus: MultibuslI. IEEE Standard. 
IEEE Standards, 445 Hoes Lane, PO Box 1331, Piscataway, NJ 08855-1331, USA. 
[69] IEEE Standard for a High-Performance Synchronous 32-Bit Bus: MultibusII. The Institute of 
Electrical and Electronics Engineers, Inc., New York, USA, 1987. ISBN 0-471-50065-8. 260 pp. 
LCCN 88-081186. ANSI/IEEE Standard 1296-1987. 
[70] Information Technology-Microprocessor Systems-High-Perf'ormance Synchronous 32-Bit 
Bus: MultibusII. The Institute of Electrical and Electronics Engineers, Inc., New York, 
USA, 1994. ISBN 1-55937-368-7. ii+viii+130 pp. ANSI/IEEE Standard 1296-1994, ISO/IEC 
10861:1994. 
[ll] IEEE Standard for Synchrophasors f'or Power Systems. The Institute of ffiectrical and ffiec-
tronicsEngineers, Inc., New York, USA, 2001. ISBN 1-55937-693-7. vi+30 pp. IEEE Standard 
1344-1995(R2001). . 
[72] IEEE Recommended Practice for Data Communications Between Remote Terminal Units and 
Intelligent Electronic Devices in a Substation. The Institute of Electrical and Electronics 
neers, Inc., 2001. ISBN 0-7381-2639-X. vi+54 pp. IEEE Standard 1379-2000. 
[73] IEEE Standard f'or a Common Mezzanine Card (CMC) Family. 2001. IEEE Standard 13 86-2001. 
[74] IEEE Standard Physical and Environmental Layers for PC! Mezzanine Cards (PMC). The Insti-
tute of Electrical and Electronics Engineers, Inc., New York, USA, 2001. ISBN 0-7381-2830-9, 
pdf: 0-7381-2831-7. vi+8 pp. IEEE Standard 1386.1-2001. 
[75J IEEE Standard for a High Performance Serial Bus. 1996. IEEE Standard 1394-1995. 
[76J IEEE Standard for a High Perf'ormance Serial Bus-Amendment l. 2000. IEEE Standard 1394a-
2000 (Amendment to IEEE Std 1394-1995). 
[77] IEEE Standard for a High Performance Serial Bus-Amendment 2. 2002. IEEE Standard 1394b-
2002 (Amendment to IEEE Std 1394-1995). 
[78] IEEE Standard for Higher Perf'ormance Protocol for the Standard Digital Interface for Pro-
grammable instrumentation. The Institute of Electrical and ElectroniCs Engineers, Inc., 2003. 
ISBN 143 pp. IEEE Standard 488.1-2003. 
[79] IEEE Standard Codes, Formats, Protocols, and Common Commands for Use With IEEE Std 
488.1-1987, IEEE Standard Digital Interface for Programmable Instrumentation. The Institute 
of Electrical and ffiectronics Engineers, Inc., 1992. ISBN -. IEEE Standard 488.2-1992. 
[80] Intel Corporation, 3065 Bowers Ave, Santa Clara, CA 95051, USA. MultibusIIBus Architecture 
Specification Handbook, 1984. Order no. 146077-C. 
[81] Intel Corporation, 3065 Bowers Ave, Santa Clara, CA 95051, USA. MultibusII Interconnect 
Interface SpeCification, 1987, 1988, 1990. Order no. 149299-003. 
[82J Intel Corporation, Literature Sales, P.O. Box 58130, Santa Clara, CA 95052-8130, USA. Simple 
ilO Design Example using the Multibus II Modular Interface eXtension (MIX) Architecture, May 
1989. Application note order no. 281004-001. 
264 REFERENCES 
[83] Intel Corporation, 3065 Bowers Ave, Santa Clara, CA 95052-8126, USA. iSBC CSM/002 Hard-
ware Reference Manual, 1989, 1990. Order no. 459706-002. 
[84] Intel Corporation, 3065 Bowers Ave, Santa Clara, CA 95051, USA. Modular Interface eXten-
sion (MIX) Module Devlopment Kit User's Guide, 1989, 1990. Order no. 500731-003. 
[85] Intel Corporation, 3065 Bowers Ave, Santa Clara, CA 95051, USA. The MultibusII Peripheral 
Interface (MP!) User's Manual, 1990. Order no. 504557-001. 
[86] Intel Corporation, 3065 Bowers Ave, Santa Clara, CA 95052-8126, USA. Firmware User's 
Guide for MultibusII System Architecture (MSA) Firmware, 1990, 1991. Order no. 506090-
002. 
[87] Intel Corporation, 3065 Bowers Ave, Santa Clara, CA 95052-8131, USA. iSBC486/133SE Single 
Board Computer User's Guide, 1991. Order no. 506085-001. 
[88] Intel Corporation, 3065 Bowers Ave, Santa Clara, CA 95052-8126, USA. Modular Interface 
eXtension (MIX) 386/020A and 486/020A Baseboard User's Guide, 1991. Order no. 468229-
001. 
[891 Intel Corporation, 2200 Mission College Drive, Santa Clara, CA 95052-8119, USA. Modular 
Interface eXtension (MIX) Module Design Specification, 1991, 1992. Order no. 500729-002. 
[90] Intel Corporation, MtProspect, IL 60056-7641, USA. TCP/IP for the iRMX Operating System, 
Nov. 1993. Order no. 611476-002. 
[91] Intel Corporation, Literature Distribution Center, P.O. Box Mt Prospect, IL 60056-7641, 
USA. Modular Interface eXtension (MIX) 486 Baseboard User's Guide, Feb. 1994. Order 
no. 616041-001. 
[92] L V. Kale. Progrannning languages for CSE: The state of the art. Lt.EE Computational Sci-
ence and Engineering Magazine, 5(2):18-26, 1998. ISSN 1070-9924. [see also Computing in 
Science and Engineering]. 
[93] J. Kato, A. Shimizu, and S. Goto. Active measurement and analysis of delay time in the 
internet. In Proceedings of the International Workshops on Parallel Processing, pages 254-
259, 1999. 
[94] T. Keppler. Flicker Measurement and Propagation in Power Systems. PhD thesis, Electri-
cal and Electronic Engineering, University of Canterbury, Christchurch, New Zealand, 1998. 
xxi+181 pp. 
[95] T. Keppler, N. Watson, and J. Arrillaga. Computation of the short-term flicker severity index. 
IEEE Transactions on Power Delivery, 15(4):1110-1115, 2000. ISSN 0885-8977. 
[96] T. Keppler, N. Watson, J. Arrillaga, and S. Chen. Theoretical assessment of light flicker 
caused by sub- and interharmonic frequencies. IEEE Transactions on Power Delivery, 18(1): 
329-333, 2003. ISSN 0885-8977. 
[97] T. Keppler, N. R. Watson, S. Chen, and]. Arrillaga. Digital flickermeter realisations in the time 
and frequency domains. In Proceedings of the Australasian Universities Power Engineering 
Conference (AUPEC 2001) [180], page?? ISBN 1-76067-068-X, CD: 1-76067-067-1. 
[98] M. Kezunovie and B. P. cie. Automated transmission line fault analysis using synchronized 
sampling at two ends. IEEE Transactions on Power Systems, 11 (1):441-44 7, 1996. ISSN 0885-
8950. 
[99] M. Kihara, A. Imaoka, M. lmae, and K. Imamura. Two-way time transfer through 2.4 gb/s 
optical SDH system. IEEE Transactions on Instrumentation and Measurement, 50(3):709-715, 
2001. ISSN 0018-9456. 
REFERENCES 265 
[100] G. Klavvitter. Zeitzeichensender / Time Signal Stations. Siebel Verlag, Meckenheim, Germany, 
11 th edition, 1988. ISBN 3·922221-29-7. 
[101] V. Kuhlmann. Fault location on HVdc lines. Master's report, Department of Electrical and 
Electronic Engineering, University of Canterbury, Christchurch, New Zealand, Feb. 1993. 
x+86 pp. 
[102] V. Kuhlmann. DSM Hardware DeSign Specification. University of Canterbury, Christchurch, 
New Zealand, 1.00a edition, Kov. 1994. 
[103] V. Kuhlmann. DSM Hardware Functional Requirement Specification. University of Canter· 
hury, Christchurch, New Zealand, 1.00b edition, Nov. 1994. 
[104] V. Kuhlmann. DSM Software Design Specification. University of Canterbury, 
New Zealand, 1.00a edition, Nov. 1994. 
[105] V. Kuhlmann. DSM Software Functional Requirement Specification. University of Canterbury, 
Christchurch, New Zealand, 1.00b edition, Nov. 1994. 
[106J V. Kuhlmann. Synchronous Sampling with CHART. University of Canterbury, Department of 
Electrical and Electronic Engineering, Christchurch, New Zealand, 21 June 1996. Application 
note, version 1.1. 
(107] V. Kuhlmann. Chartda! Manual and Reference. University of Canterbury, Department of 
Electrical and Electronic Engineering, Christchurch, New Zealand, June 1997. 
(108] V. Kuhlmann, C. P. Arnold, and M. B. Dewe. Relevance of microprocessor advances for power 
quality instrumentation. Sept. 2005. Submitted, IEEE TPWRD-00582-2005. 
[109] V. Kuhlmann, C. P. Arnold, and M .. B. Dewe. System requirements of real time continuous 
data acqnisition for power quality monitoring. Sept. 2005. Submitted Elsevier EPSR·D·05· 
00426. 
[110] V. Kuhlmann, M. B. Dewe, and C. P. Arnold. Some aspects of precise synchronisation of 
data acquisition for power systems harmonic analysis. In Proceedings of the Australasian 
Universities Power Engineering Conference (AUPEC 2001) [180], pages 84-88. ISBN 1-76067· 
068-X, CD: 1-76067-067-1. URLhttp://volker. top. geek. nz/publications/. 
[111] V. Kuhlmann, M. B. Dewe, and C. P. Arnold. Impact of processor evolution on synchronous 
measurements. In Mediterranean Electrotechnical Conference (lvlELECON 2004), pages 1079-
1082. Dubrovnik, Croatia, 12-15 May 2004. URL http://volker.top. .nz/ 
public 
[112] V. Kuhlmann, M. B. Dewe, and C. P. Arnold. Implementation considerations in power qUality 
instrumentation design. Sept. 2005. Submitted, IEEE TPWRD-00581-2005. 
lIl3] V. Kuhlmann, A. M. Sinton, M. B. Dewe, and C. P. Arnold. Effects of sampling rate and ADC 
width on the accuracy of magnitude and phase measurements in power quality monitoring. 
2005. Submitted IEEE TPWRD-00173-2005. 
[114] J. Kurt Da geht's lang! Routing, oder: wie die Daten im Internet ihren Weg find en. In c't Mag-
azin fUr Computer Technik, pages 380-389. Verlag Heinz Heise GmbH & Co KG, Hannover, 
Germany, June 1997. ISSN 0724-8679. 
[115] W. S. Kwong, M. J. Clayton, A. Newbould, and J. A. Dmvnes. A microprocessor-based current 
differential relay for use with digital communication systems: Its design and field 
ence. In CIGRE, 1986. Paper No. 34.02. 
[116] N. P. Laboratory. URL http://www.npl.co.uk/time/time_scales.html. GMT. 
[117] Lattice Semiconductor Corporation,S 5 5 5 Northeast Moore Court, Hillsboro, Oregon 971 
USA. GAL Data Book, 1992. 
266 REFERENCES 
[118J J. Lennon, J. O'Riordan, C. O'Sullivan, P. Twomey, and P. Murphy. Low-cost time synchroni-
sation and tagging satellite TV teletext broadcasts. Nuclear Instruments & Methods in 
Physics Research Section A-Accelerators Spectrometers Detectors and Associated Equipment, 
417(1):169-175,1998. ISSN 0168-9002. 
[119J N. Lethaby and D. Friedland. How to write DSP device drivers. Embedded Systems Program-
ming, pages 21-28, Jan. 2004. 
[120J J. Levine. Time synchronization using the internet. IEEE Transactions on Ultrasonics, Ferro-
electrics, and Frequency Control, 45(2):450-460, 1998. ISSN 0885-3010. 
[121J J. Levine. Time synchronization over the internet using an adaptive frequency-locked loop_ 
IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, 46(4):888-896, 1999. 
ISSN 0885-3010. 
[122] J. Levine. Time and frequency distribution using satellites. Reports on Progress in Physics, 
65(8):1119-1164, 2002. ISSN 0034-4885. Review. 
[123] W. Lewandowski and J. Azoubib_ Time transfer and TAl. In Proceedings of the IEEE/EIA 
Intemational Frequency Control Symposium and Exhibition, pages 586-597, 2000. 
[124] W. Lewandowski, J; Azoubib, and W. Klepczynski. GPS: Primary tool for time transfer. Pro-
ceedings of the 87(1):163-172, 1999. ISSN 0018-9219. 
[125] W. Lewandowski, J. Danaher, and W. Klepczynski. GLONASS common-view time transfer be-
tween North America and Europe and its comparison with GPS. In Tenth European Frequency 
and Time Forum (EFTF 96), pages 388-392, 1996. (IEE Conf. Publ. 418). 
[126] W. Lewandowski, G. Petit, and C. Thomas. Precision and accuracy of GPS time transfer. IEEE 
Transactions on Instrumentation and Measurement, 42(2):474-479, 1993. ISSN 0018-9456. 
[127] B. Lewis. CADU Software Design SpeLification. University of Canterbury, Christchurch, New 
Zealand, 1.00a edition, Nov. 1994. 
[128] B. Lewis. CADU Software Functional Requirement Specification University of Canterbury, 
Christchurch, New Zealand, 1.00a edition, Nov. 1994. 
[129] H. Li, E. Southern, P. Crossley, S. Potts, S. Pickering, B. Caunce, and G. Weller. A new type 
of differential feeder protection relay using the global positioning system for data 
nization. IEEE Transactions on Power Delivery, 12(3):1090-1099, 1997. ISSN 0885-8977. 
[130] Y. Li and C. Zhang. Secular variation of earth's rotation: Inferred from the chinese ancient 
shoushi calendar (ad 1281). Earth, Moon, and Planets: an Intemational ]oumal of Compara-
tive Planetology, 76(1-2):11-17, 1997-1998. ISSN 0167-9295. 
[131J R. Lichtenecker. Terrestrial time signal dissemination. Real-Time Systems, 
ISSN 0922-6443. 
1997. 
[132] Magnavox Electronic Systems Company, 2829 Maricopa Street, Torrance, California 90503, 
USA. MX4200 Installation and Service Manual, Oct. 1991. R-7122B, No. 60232. 
[133] Magnavox Electronic Systems Company, 2829 Maricopa Street, Torrance, California 90503, 
USA. MX4200 PC Controller User's Guide, Oct. 1991. R-7144A, No. 60226. 
[134] Magnavox Electronic Systems Company, 2829 Maricopa Street, Torrance, CalifonIia 90503, 
USA. MX4200 GPS Receiver Programmer's Guide, Feb. 1992. R-7145A, No. 60222. 
[135] Magnavox field service bulletin 4200-016: MX4200 software release version B035 & version 
D035. 2829 Maricopa Street, Torrance, CA 90503, USA, Apr. 1993. 5 pp. Marine and Survey 
Systems Division; (310) 618-1200; FAX (310) 618-7001. 
REFERENCES 267 
[136] Magnavox field service bulletin 4200-017: MX 4200 software release version B03 5 & version 
D035 input & output record field descriptions. 2829 Maricopa Street, Torrance, CA 90503, 
USA, Apr. 1993.24 pp. Marine and Survey Systems Division; (310) 618-1200; FAX (310) 618-
7001. 
[137] Magnavox field service bulletin MX4200-001: MX4200 solid yellow LED. 2829 Maricopa 
Street, Torrance, CA 90503, USA, Dec. 1990. 2 pp. Marine and Survey Systems Division; 
(213) 618-1200; FAX (213) 618-7001. 
[138] Magnavox field service bulletin MX4200-002: MX4200 reset commands. 2829 Maricopa 
Street, Torrance, CA 90503, USA, Dec. 1990. 2 pp. Marine and Survey Systems Division; 
(213) 618-1200; FAX (213) 618-7001. 
[139] Magnavoxfield service bulletin 1V1X4200-006: 1V1X4200 common questions and answers. 2829 
Maricopa Street, Torrance, CA 90503, USA, Jan. 1991. 4 pp. Marine and Survey Systems 
Division; (213) 618-1200; FAX (213) 618-7001. 
[140] Magnavox field service bulletin MX4200-013: Guide for interfacing with the MX4200. 2829 
Maricopa Street, Torrance, CA 90503, USA, Feb. 1992. 12 pp. Marine and Survey Systems 
Division; (310) 618-1200; FAX (310) 618-7001. 
[141] Magnavox field service bulletin MX4200-015: MX4200 software version B031 and version 
D031. 2829 Maricopa Street, Torrance, CA 90503, USA, Apr. 1992. 19 pp. Marine and Survey 
Systems Division; (310) 618-1200; FAX (310) 618-7001. 
[142] Magnavox product support bulletin MX4200-36: MX4200 software version A35. 23860 
Hawthorne Blvd., Torrance, CA 90505, USA, Aug. 1994. 2 pp. (310) FAX (310) 791-
6108. 
[143] Magnavox product support bulletin l'v1X4200-37: MX4200 software version B35. 23860 
Hmvthorne Blvd., Torrance, CA 90505, USA, Aug. 1994. 2 pp. (310) 791-2141; FAX (310) 791-
6108. 
[144] F. Meyer. One-way time transfer using geostationary satellite TDF2. IEEE Transactions on 
Instrumentation and Measurement, 44(2):103-106, 1994. ISS]\ 0018-9456. 
[145] G. Meyer and K. Manstorfer. Kon-central generation of audio-frequency signals for audio-
frequency ripple control systems. Elektrizitatswirtschaft, 92(10):630-631, 1993. ISSN 0013-
5496. 
[146] Micro Channel Developers Association. Micro Channel Architecture Specification, Jan. 1992. 
Part-no. MCDAOOOl-192, revision 1.0. 
[147] A. l'v'Iiller, S. Chen, D. Chuah, and U. Zuckerman. CHART System Requirement Specification. 
University of Canterbury, Christchurch, ]\ew Zealand, 1.00a edition, Nov. 1994. 
[148] A. J. V. Miller. Power System Harmonic Monitoring. phD thesis, Electrical and Electronic 
Engineering, University of Canterbury, Christchurch, New Zealand, Dec. 1992. 
[149] A. J. V. Miller. DAPM Hardware Functional Requirement Specification. University of Canter-
bury, Christchurch, New Zealand, 1.00a edition, Nov. 1994. 
[150] A. J. V. Miller. DAPM Hardware Functional Requirement Specification. University of Canter-
bury, Christchurch, New Zealand, l.OOa edition, 1994. Not released. 
[151] A. J. V. Miller. DAPM Software Design Specification. University of Canterbury, Christchurch, 
New Zealand, 1.00a edition, 1994. Not released. 
[152] A. J. V. Miller. DAPM Software Functional Requirement Specification. University of Canter-
bury, Christchurch, New Zealand, l.OOa edition, Nov. 1994. Not released. 
268 REFERENCES 
[153] A. ]. V. Miller, S. Chen, and U. Zuckerman. MIX Baseboard Software Design Specification. 
University of Canterbury, Christchurch, New Zealand, 1.00a edition, Nov. 1994. 
[154] A. ]. V. Miller, D. Chuah, M. B. Dewe, and V. Kuhlmann. CHART System Design Overview. 
University of Canterbury, Christchurch, New Zealand, 1.00b edition, Nov. 1994. 
[155J A. ]. V. Miller and M. B. Dewe. The application of multirate digital signal processing tech-
niques to the measurement of power system harmonic levels. In Proceedings of the 5th 
International Conference on Harmonics in Power Systems. IEEE Power Engineering Society, 
Sept. 1992. Atlanta / Georgia, USA; 23-25 Sep 92. 
[156] A.]. V. Miller and M. B. Dewe. Multichannel continuous harmonic analysis in real-time. IEEE 
Transactions on Power Delivery, 7(4):1813-1819, Oct. 1992. 
[157] D. Mills. Simple network time protocol (SNTP) version 4 for IPv4, IPv6 and OS!. RFC 2030, 
Oct. 1996. URL ftp: / /ftp. ietf. org/rfc/rfc2030. txt. 
[158] D. L. Mills. Internet time synchronization: The network time protocol. IEEE Transactions on 
Communications, 39(10):1482-1493, 1991. ISSN 0090-6778. 
[159] D. L. Mills. Network time protocol (version 3) specification, implementation. RFC 1305, Mar. 
1992. URL ftp://ftp.ietf. org/rfc/rfc1305. pdf. 
[160] D. L. Mills. Improved algorithms for synchronizing computer network clocks. IEEE/ACM 
Transactions on Networking, 3(3):245-254, 1995. ISSN 1063-6692. 
[161] D. L. Mills. Adaptive hybrid clock discipline algorithm for the network time protocol. 
IEEE/ACM Transactions on Networking, 6(5):505-514, 1998. ISSN 1063-6692. 
[162] G. W. Mobbs and]. D. Lynch. TAXI Error Management. Advanced Micro Devices, Inc., 901 
Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088, USA, Jan. 1990. 14229A/0-1/90. 
[163] Motorola, 8201 E. McDowell Road, Scottsdale, AZ 85252, USA. SixGun Model 610/620 Series 
DGPS Receivers PC Controller Software GUide, Aug. 1993. 68P38368E Rev. 4.2. 
[164] Motorola, 8201 E. McDowell Road, Scottsdale, AZ 85252, USA. SixGun Model 610/620 Series 
DGPS Receivers Operator's Manual, Apr. 1994. 68-P38358E Rev. 3.6. 
[165] Motorola Inc., Phoenix, Arizona 85036, USA. MC68HC16Z1 User's Manual. 
MC68HCl6ZlUM/ AD. 
[166] Motorola Inc., Phoenix, Arizona 85036, USA. MC68HC16Z1 16-Bit Modular Microcontroller 
Technical Summary, 1992. MC68HCl6Z1 TS/D Rev. 2, replaces BR754/D Rev. 1. 
[167] Motorola Inc., Phoenix, Arizona 85036, USA. CPU16 Central Processor Unit Reference Man-
ual, 1993. CPUl6RM/AD Rev 2. 
[168] S. Mueller. Upgrading and Repairing PCs. Que, 16th edition, Sept. 2005. ISBN 0-7897-3173-8. 
[169] R. Nelson, D. McCarthy, S. Malys,]. Levine, B. Guinot, H. Fliegel, R. Beard, and T. Bartholomew. 
The leap second: Its history and possible future. Metrologia, 38(6):509-529, 2001. ISSN 
0026-1394. Review. 
[170] ]. Neter, W. Wasserman, and G. A. Whitmore. Applied Statistics. Allyn and Bacon, Newton, 
Massachusetts, 3rd edition, 1988. ISBN 0-205-10328-6. 
[171] Standard for Interfacing Marine Electronics. National Marine Electronics Association. URL 
http://www . nmea. org/pub/0183/. Standard NMEA 0183. 
[l72J ]. Odagiri, N. Yamamoto, and T. Katoh. Porting EPICS to L4-Linux based system. In Proceed-
ings of the 2001 Particle Accelerator Conference (PAC 2001), volume 2, pages 1183-1185, 
2001. 
REFERENCES 269 
[173] Y. Ohura, M. Suzuki, K. Yanagihashi, M. Yamaura, K. Ornata, T. Nakamura, S. lYIitamura, and 
H. Watanabe. A predictive out-of-step protection system based on observation of the phase 
difference between substations. IEEE Transactions on Power Delivery, 1990. 
ISSN 0885-8977. 
[174] A. G. Phadke. Synchronized phasor measurements in power systems. IEEE Computer Appli-
cations in Power, 6(2):10-15, 1993. ISSi\ 0895-0156. 
[175] A. G. Phadke, B. Pickett, M. Adamiak, M. Begovic, G. Benmouyal, J. R. O. Burnett, T. W. Cease, 
J. Goossens, D. J. Hansen, M. Kezunovic, 1. 1. Mankoff, P. G. McLaren, G. Michel, R. J. Murphy, 
]. Nordstrom, M. S. Sachdev, H. S. Smith, ]. S. Thorp, M. Trotignon, T. C. Wang, and M. A. 
Xavier. SyTIchronized sampling and phasor measurements for relaying and control. IEEE 
Transactions on Power Delivery, 9(1):442-452, Jan. 1994. ISSN 0885-8977. 
[176] Philips Semiconductors. 74ABT245 Octal Transceiver with Direction Pin (3-State), 21 June 
1993. 653-1447 10073. 
[177] Philips Semiconductors. Ie's for Data Communication, May 1994. 
[178] L. Prechelt. An comparison of seven programming languages. IEEE Computer, 33 
(l 0):23-29, 2000. ISSN 0018-9162. 
[179] Proceedings of the 7th International Conference on Harmonics and Quality of Power (JCHQP). 
Las Vegas, NY, USA, 16-·18 Oct. 1996. ISBN none. 
[180] Proceedings of the Australasian Universities Power Engineering Conference (AUPEC 2001). 
Curtin University of Technology, Perth, Australia, 23-26 Sept. 200L ISBN 1-76067-068-X, 
CD: 1-76067-067-1. 
[181] c. 1. Pryke. Long baseline testing of a GPS based, autonomous event time-tagging system. 
Nuclear Instruments & Methods in Physics Research Section A-Accelerators Spectrometers 
Detectors and Associated Equipment, 394(3):420-422, 1997. ISSN 0168-9002. Letter. 
[182] c. 1. Pryke and J. lloyd-Evans. A high-performance GPS based autonomous event time-
tagging system with application in a next-generation extensive-air-shower array. Nuclear 
Instruments & Methods in Physics Research Section A-Accelerators Spectrometers Detectors 
and Associated Equipment, 354(2-3):560-566, 1995. ISSN 0168-9002. 
[183] PTB, editor. Zur Zeit. Physikalisch Technische Bundesanstalt (PTB), Braunschweig, Germany, 
Marz 1988. 
[184] Quality Technologies. 740L601 0 High Speed Opto-Coupler With Logic Interface. Short data. 
[185] ]. R. O. Burnett, M. M. Butts, T. W. Cease, V. Centeno, G. 1vIichel, R. J. Murphy, and A. G. 
Phadke. Synchronized phasor measurements of a power system event. IEEE Transactions on 
Power Systems, 9(3):1643-1650, Aug. 1994. ISSN 0885-8950. 
[186] J. R. O. Burnett, M. M. Butts, and P. S. Sterlina. Power system applications for phasor mea-
surement units. IEEE Computer Applications in Power, 7(1):8-13, 1994. ISSN 0895-0156. 
[187] ]. Radke and R. The Multibusll Interconnect Design Guide. Intel Corporation, Litera-
ture Sales, P.O. Box 58130, Santa Clara, CA 95052-8130, USA, 1 Jan. 1988. Application note 
AP-423, order no. 280640-001. 
[188] A. Radovanovic. Using the internet in networking of syTIchronized phasor measurement 
units. International Journal of Electrical Power & Energy Systems, 23(3):245-250, 2001. ISSN 
0142-0615. 
[189] Rakon Ltd, Auckland, New Zealand. VTX040BO Voltage Controlled Crystal Oscillator. Data 
sheet. 
270 REH'RENCES 
[190) P. E. Ross. Commandments. The rules engineers live by weren't always set in stone. JEEE 
Spectmm, 40(12):30-35, Dec. 2003. ISSN 0018-9235. 
[191) A. Sachenko, V. Kochan, R. Kochan, V. Turchenko, K. Tsahouridis, and T. Laopoulos. Er-
ror compensation in an intelligent sensing instrumentation system. In Proceedings of the 
18th JEEEJnstrumentation and Measurement Technology Conference (IMTC 20Gl), volume 2, 
pages 869-874, 2001. 
[192) A. Sachenko, V. Kochan, and V. Turchenko. Instrumentation for gathering data. designing 
Ullt:lll1<<:lll. distributed data acquisition systems that are accurate, reliable, and adaptable. 
IEEE Jnstmmentation and Measurement Magazine, 6(3):34-40, Sept. 2003. ISSN 1094-6969. 
[193) S. Sankar. DC line fault locator - EMTP studies. Technical report, University of Canterbury, 
Department of Electrical and Electronic Engineering, Christchurch, New Zealand, Nov. 1991. 
[194) U. Schmid and K. Schossmaier. Interval-based clock synchronization. Real-Time Systems, 12 
1997. ISSN 0922-6443. 
[195] K. Schossmaier, U. Schmid, M. Horauer, and D. Loy. Specification and implementation of 
the universal time coordinated synchronization lmit (UTCSU). Real-Time Systems, 12(3): 
May 1997. ISSN 0922-6443. 
[196] J. Schoukens, F. Louage, and Y. Rolain. Study of the influence of clock instabilities in synchro-
nized data acquisition systems. JEEE Transactions on Instmmentation and Measurement, 45 
(2):601-604,1996. ISSN 0018-9456. 
[197] P. Scott. TAXI chip 4B/5B Codes. Advanced Micro Devices, Inc., 901 Thompson Place, P.O. 
Box 3453, Sunnyvale, CA 94088, USA, Apr. 1990. 14170AjO-4j90. 
[198] Y. II. [mamma, and M. Kiuchi. Performance evaluation of IP-based relay COll1mU-
nications for wide-area protection employing external time synchronization. In IEEE Power 
Engineering Society Summer Meeting, volume 2, pages 909-914, 2001. 
[199] Siemens AG. 50 MBaud Transmitter and Receiver (ECL) Modules. Product information. 
[200] Siemens AG. 50 MBaud Transmitter and Receiver (TTL) Modules. Product information. 
[201] Siemens Aktiengesellschaft. OME - On-Board Module Expansion. 
[2(2) T. Skeie, S. Johannessen, and 0yvind Hohneide. Highly accurate time synchronization over 
switched ethernet. In Proceedings of the 8th JEEE International Conference on Emerging 
Technologies and Factory Automation, volume 1, pages 195-204, 2001. 
[203] J. Sousa, A. Batista, A. Combo, C. Correia, C. A F. Varandas, D. Trotman, and]. Waterhouse. 
A distributed system for fast timing and event management on the MAST experiment. Fusion 
Engineering and Design, 43(3-4):407-412, Jan. 1999. ISSN 0920-3796. 
[204] J. Sousa, A. Combo, A. Batista, C. Correia, C. Varandas, D. Trotman, and]. Waterhouse. The 
32 bit timing lmit of a real-time event-based control system for a nuclear fusion experiment. 
IEEE Transactions on Nuclear Science, 45(4):2052-2056, 1998. ISSN 0018-9499. 
[205] J. Sousa, A. Combo, A. Batista, M. Correia, D. Trotman, ]. Waterhouse, and C. A. F. Varandas. 
A distributed real-time system for event-driven control and dynamic data acquisition on a 
fusion plasma experiment. Fusion Engineering and Design, 48(1-2):31-36, Aug. 2000. ISSN 
0920-3796. 
[206] E. P. Southern, H. Y. Li, P. A. Crossley, S. Potts, and B. R. ]. Caunce. Development of a GPS 
synchronized phasor measurement unit using delta-sigma ADCs and DSP. In Proceedings 
of the 1996 31st Universities Power Engineering Conference. Part 3 (of 3), volume 3, pages 
850-853. Technological Educational Institute, Iraklio, Greece, Iraklio, Greece, 18-20 Sept. 
1996. 
REFERENCES 271 
[207] SSH is the secure shell protocol created by Tatu YlOnen, http://ssh. com. It provides 
encrypted login sessions, and has the ability to tunnel any number of TCP jlP connections 
transparently through the encrypted channel. The freely available implementation from 
http:// opens sh. orgl is in widespread use. 
[208] F. Stephenson and 1,. Morrison. Long-term fluctuations in the earth's rotation-700-BC to 
AD-1990. Philosophical Transactions of the Royal Society of London Series A -Mathematical 
Physical and Engineering SCiences, 351(1695):165-202, 1995. ISSN 0962-8428. 
[209] W. Stuber. The calibration of oscillators using the DCF77 carrier frequency. Elektronik, 43 
(8):80-92, 19 April 1994. ISSN 0013-5658. 
[210] Sun Microsystems, Inc., 2550 Garcia Ave, Mountain View, CA 94043, USA. The SBus Rule 
Book. 5/91 FE314-0/3K. 
[211] Texas Instruments Inc., P.O. Box 655303, Dallas, TX 75265, USA. TIL191, TIL/92, T1L193 ... 
Optocouplers, Sept. 1989. 
Texas Instruments P.O. Box 655303, Dallas, TX 75265, USA. SN55LBCl SN65LBC176, 
SN75LBC176, Differential Bus Transceivers, Feb. 1993. 
[213] Texas Instruments Incorporated, Houston, 
User's Guide, Sept. 1991. SPRU053A. 
USA. TMS320C3x C Source Debugger 
[214] Texas Instruments Incorporated, Houston, Texas, USA. TMS320C3x User's Guide, 1991. 
SPRU031B. 
[215] Texas Instruments Incorporated, Houston, 
nical Brief, 1992. SPRU083. 
USA. TMS320C31 Embedded Control Tech-
[216] Texas hlstruments Incorporated, Houston, Texas, USA. TMS320 Floating-Point DSP Assembly 
Language Tools User's Guide, Feb. 1995. SPRU035B. 
[217] Texas mstruments Incorporated, Houston, Texas, USA. TMS320 Floating-Point DSP Optimiz-
ing C Compiler User's Guide, Feb. 1995. SPRU034F. 
[218] H. C. Torng and M. Day. Interrupt handling for out-of-order execution processors. IEEE 
Transactions on Computers, 42(1):122-127, 1993. ISSN 0018-9340. 
[219] Trimble Navigation Limited, 585 North Mary Avenue, Sunnyvale, CA 94086, USA. SVeeSix 
6-Channel GPS Sensor Specification and User's Manual, Nov. 1992. 21500-00 Rev. D. 
[220] c. T0ndering. Frequently asked questions about calendars, 24 June 2003. URL http: 
Ilwww.tondering.dk/claus/calendar . html. Version 2.6. 
[221] S. Underwood et al. Porting linux to DSPs and C support, July 1999. URL http://www . 
ussg. iu. edu/hypermail/linux/kernel/990 7.3/0447. html. Archived in-
ternet discussion. 
[222] Universal serial bus. URL http://www . usb. org/. 
[223] University of Canterbury, Christchurch, New Zealand. RDCM Hardware Design Specification, 
1.00a edition, 1994. Not released. 
[224] M. van As and H. Vermeulen. A GPS based time-stamping and scheduling system for wide 
area power system measurements. In IEEE 6th llfricon Conference in Africa (AFRICON), 
volume 2, pages 853-857, 2002. 
G. D. van Rossum. Die Geschichte der Stunde: Uhren und moderne Zeitordnungen. Deutscher 
Taschenbuch Verlag, Mtmchen, Dec. 1995. ISBN 3-423-04673-2. The History of the Hour: 
Clocks and Modern Timekeeping. 
272 REFERENCES 
[226] ]. Vanderkooy and S. P. Lipshitz. Resolution below the least significant bit in digital systems 
vvith dither. Journal of the Audio Engineering SOCiety, 32(3):106-113, Mar. 1984. Correction 
in 32(11) p. 889 (Nov 1984). 
[227) J. Watkinson. The Art of Digital Audio. Focal Press, London, 3rd edition, Dec. 2000. ISBN 
0-240-51587-0. 
[228] S. Wolf. Preiswerte DCF77 Zeitnormale fUr verteilte Anwendungen. Exact but inexpensive 
DCF77 time receivers for distributed applications. Frequenz, 51(5/6):148-153, May-June 
1997. ISSN 0016-1136. 
[229) XILINX, 2100 Logic Drive, San Jose, CA 95124, USA. Synchronous Presettable Counter. Appli-
cation note XAPP 003.002. 
[230) XILINX,2100 Logic Drive, San Jose, CA 95124-3400, USA. The Programmable Logic Data 
Book, 2 edition, 1994. PN0401253. 
[231] XILII\TX, 2100 Logic Drive, San Jose, CA 95124-3400, USA. XACT User Guide, Apr. 1994. 
(232) H.-S. Yan and T.-Y. Lin. A on ancient chinese time laws and the time-telling system of 
Su Song's clock tower. Mechanism and Machine Theory, 37(1):15-33, Jan. 2002. 
[233] c. Yunping, Z. Chengxue, and H. Zhijian. The hardware configuration and field experiment 
of GPS-based for online parameter tester for transmission lines with mutual inductance. 
In Proceedings of the International Conference on Energy Management and Power Delivery 
(EMPD '98), volume 2, pages 381:-385, 1998. 
